


EXHIBIT 19

EXHIBIT 19

UNITED STATES PATENT NO. 7,231,474


MediaTek hereby identifies evidence demonstrating the infringement of following NXP products: NXP Sensors specifically including but not limited to FXOS8700CQ, FXLS8962AF, FXPS7115D4 (the “Accused ’474 Sensors”); NXP wireless microcontrollers specifically including but not limited to K32W061 and K32W041 (the “Accused ’474 Wireless Microcontrollers”); and NXP i.MX Applications Processors specifically including but not limited to i.MX6 Dual and i.MX6 Quad (the “Accused ’474 i.MX Processors”) (collectively, the “Accused ’474 products”). The chart below is based on evidence of representative products of the Accused ’474 Products.

'474 Patent Claim	Representative NXP Product(s)
[1a.] A serial communication system comprising:	<p>To the extent the preamble is limiting, the Accused ’474 Sensors include a “serial communication system” as recited in the ’474 patent. Exemplary systems and serial interfaces are identified in the block diagrams and rectangles below.</p> <p><i>See, e.g.,</i></p> 


'474 Patent Claim

Representative NXP Product(s)

<https://www.avnet.com/shop/us/products/nxp/fxos8700cqr1-3074457345626313537?fromPage=autoSuggest&langId=-1&autoSuggestSearchTerm=FXOS>



SLN-RPK-NODE (development board of FXOS8700CQ) (Arrow)




SLN-RPK-NODE (development board of FXOS8700CQ) (Mouser)

NXP Semiconductors

FXLS8962AF

3-Axis Low-g Accelerometer

5 Block diagram



FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

NXP Semiconductors

FXOS8700CQ

6-axis sensor with integrated linear accelerometer and magnetometer

5. Block diagram




Fig 1. Block diagram

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 3.

NXP Semiconductors

FXPS7115D4

Digital absolute pressure sensor, 40 kPa to 115 kPa

5 Block diagram




Figure 1. Block diagram of FXPS7115D4

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 3.

NXP Semiconductors

FXLS8962AF

3-Axis Low-g Accelerometer

5 Block diagram




Figure 1. Block Diagram

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

NXP Semiconductors

FXOS8700CQ

6-axis sensor with integrated linear accelerometer and magnetometer

5. Block diagram




Fig 1. Block diagram

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 3.

'474 Patent Claim


Representative NXP Product(s)

NXP Semiconductors

FXPS7115D4

Digital absolute pressure sensor, 40 kPa to 115 kPa

5 Block diagram



FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 3.

[1b.] an integrated circuit having a master serial interface; and

The Accused '474 Sensors each includes an integrated circuit having a master serial interface.

For example, the Accused '474 Sensors each includes an integrated circuit having a master serial interface (e.g., the SPI/I2C interface on the master/MCU and/or the host processor).


See, e.g.:

NXP Semiconductors

FXLS8962AF

3-Axis Low-g Accelerometer

5 Block diagram



FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

NXP Semiconductors

FXOS8700CQ

6-axis sensor with integrated linear accelerometer and magnetometer

5. Block diagram




Fig 1. Block diagram

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 3.

NXP Semiconductors

FXPS7115D4

Digital absolute pressure sensor, 40 kPa to 115 kPa

5 Block diagram




Figure 1. Block diagram of FXPS7115D4

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 3.

NXP Semiconductors

FXLS8962AF

3-Axis Low-g Accelerometer

5 Block diagram




Figure 1. Block Diagram

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 248 1724 662" style="border: 1px solid black; padding: 5px;"> <p>10.1.2 I²C read/write operations</p> <p>10.1.2.1 Single byte read</p> <p>The master transmits a start condition (ST) to FXLS8962AF, followed by the slave address, with the R/W bit set to '0' for a write, and the FXLS8962AF sends an acknowledgement. Then the master transmits the address of the register to read and the FXLS8962AF sends an acknowledgement. The master transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to '1' for a read from the previously selected register. The FXLS8962AF then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data and then transmits a stop condition to end the data transfer.</p> </div> <p data-bbox="583 670 1906 703">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18.</p> <div data-bbox="583 753 1724 1078" style="border: 1px solid black; padding: 5px;"> <p>11 SPI interface</p> <p>The SPI interface is a classical <u>Master/Slave serial port</u>. FXLS8962AF is always considered to be the <u>slave device</u> and thus never initiates communication with the <u>host processor</u>.</p> <p>The SPI interface of FXLS8962AF is compatible with interface mode 00, corresponding to CPOL = 0 and CPHA = 0.</p> <p>For CPOL = 0, the idle value of the clock is zero, and the active value of the clock is 1. For CPHA = 0, data is captured on the clock's rising edge (low to high transition) and data is propagated on the clock's falling edge (high to low transition).</p> </div> <p data-bbox="583 1089 1906 1122">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 20.</p> <div data-bbox="583 1172 1724 1385" style="border: 1px solid black; padding: 5px;"> <p>10.1.1 General I²C operation</p> <p>There are two signals associated with the I²C-bus: the <u>Serial Clock Line (SCL)</u> and the <u>Serial Data line (SDA)</u>. SDA is a bidirectional signal <u>used for sending and receiving the data to/from the interface</u>. External pull-up resistors connected to V_{DD} are required for SDA and SCL. When the I²C-bus is free, SCL and SDA are high.</p> </div>


'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="579 246 1906 277">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18.</p> <div data-bbox="579 331 1745 591" style="border: 1px solid black; padding: 10px;"> <p data-bbox="588 347 1024 378">11.1 General SPI operation</p> <p data-bbox="676 410 1734 570">The SPI_CS_B pin is driven low at the start of a transaction, held low for the duration of the transfer, and then driven high again after the transaction is completed. During a transaction, the master toggles the clock (SCLK). The SCLK polarity is defined as having an idle value that is low, and an active phase that is high (CPOL = 0). Serial input and output data is captured on the clock's rising edge and propagated on the falling edge</p> </div> <p data-bbox="579 597 1906 628">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 20.</p> <div data-bbox="579 682 1745 964" style="border: 1px solid black; padding: 10px;"> <p data-bbox="588 698 1262 729">11.4 SPI read operations with 3-wire mode</p> <p data-bbox="676 761 1728 950">FXLS8962AF can be configured to operate in 3-wire software enabled SPI mode. In this mode, the SPI_MISO pin is left unconnected and the SPI_MOSI pin becomes a bidirectional input/output pin (SPI_DATA). Read operations in 3-wire mode are the same as write operations in 3- and 4-wire modes, except that at the end of the address cycle (falling edge of clock pulse 16), the SPI_DATA pin automatically switches from an input to an output and with bit D7 as the current output state.</p> </div> <p data-bbox="579 971 1906 1002">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 22.</p>

NXP Semiconductors

FXOS8700CQ

6-axis sensor with integrated linear accelerometer and magnetometer

5. Block diagram



FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 3.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 248 1675 646" style="border: 1px solid black; padding: 5px;"> <p>10.1.2 I²C read/write operations</p> <p>Single-byte read</p> <p>The master (or MCU) transmits a start condition (ST) to the FXOS8700CQ, followed by the slave address, with the R/W bit set to "0" for a write, and the FXOS8700CQ sends an acknowledgement. Then the master (or MCU) transmits the address of the register to read and the FXOS8700CQ sends an acknowledgement. The master (or MCU) transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to "1" for a read from the previously selected register. The FXOS8700CQ then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data, but transmits a stop condition to end the data transfer.</p> </div> <p data-bbox="575 654 1822 721">FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 15.</p> <div data-bbox="583 776 1675 1117" style="border: 1px solid black; padding: 5px;"> <p>10.1.1 General I²C operation</p> <p>There are two signals associated with the I²C bus: the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. External pullup resistors connected to VDDIO are required for SDA and SCL. When the bus is free both the lines are high. The I²C interface is compliant with fast mode (400 kHz), and normal mode (100 kHz) I²C standards. Operation at frequencies higher than 400 kHz is possible, but depends on several factors including the pullup resistor values, and total bus capacitance (trace + device capacitance). See Table 11 for more information.</p> </div> <p data-bbox="575 1125 1822 1192">FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 14.</p>

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 245 1690 716" style="border: 1px solid black; padding: 10px;"> <p>10.2.1 General SPI operation</p> <p style="text-align: center;">NOTE</p> <p>FXOS8700CQ only supports a point-to-point SPI protocol, with only one master (MCU) and one slave device (FXOS8700CQ) present on the bus. FXOS8700CQ does not tri-state the MISO pin when the CS_B pin is deasserted (logic high), which can lead to a bus conflict if multiple slave devices are present on the bus.</p> <p>Do not connect more than one master and one slave device on the SPI bus.</p> <p>The CS_B pin is driven low at the start of a SPI transaction, held low for the duration of the transaction, and driven high after the transaction is complete. During a transaction the master toggles the SPI clock (SCLK) and transmits data on the MOSI pin.</p> </div> <p>FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 17.</p>

NXP Semiconductors

FXPS7115D4

Digital absolute pressure sensor, 40 kPa to 115 kPa

5 Block diagram




Figure 1. Block diagram of FXPS7115D4

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 3.


'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 246 1675 467" style="border: 1px solid black; padding: 5px;"> <p>7.4.1 I²C bit transmissions</p> <p>The state of SDA when SCL is high determines the bit value being transmitted. SDA must be stable when SCL is high and change when SCL is low as shown in Figure 14. After the START signal has been transmitted by the master, the bus is considered busy. Timing for the start condition is specified in Table 105.</p> </div> <p data-bbox="575 474 1860 542">FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 13.</p> <div data-bbox="583 594 1682 932" style="border: 1px solid black; padding: 5px;"> <p>7.5 Standard 32-bit SPI protocol</p> <p>The device includes a standard SPI protocol requiring 32-bit data packets. The device is a slave device and requires that the base clock value be low (CPOL = 0) with data captured on the rising edge of the clock and data propagated on the falling edge of the clock (CPHA = 0). The most significant bit is transferred first (MSB first). SPI transfers are completed through a sequence of two phases. During the first phase, the command is transmitted from the SPI master to the device. During the second phase, response data is transmitted from the slave device. MOSI and SCLK transitions are ignored when SS_B is not asserted.</p> </div> <p data-bbox="575 938 1860 1006">FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 17.</p>
<p data-bbox="184 1062 548 1273">[1c.] a processor having a slave serial interface coupled to the master serial interface through a clock signal line and a data signal line</p>	<p data-bbox="575 1062 1829 1130">The Accused '474 Sensors each includes a processor having a slave serial interface coupled to the master serial interface through a clock signal line and a data signal line.</p> <p data-bbox="575 1182 1877 1321">For example, the Accused '474 Sensors each includes a processor having a slave serial interface (<i>e.g.</i>, SPI/I²C) coupled to the master serial interface identified above through a clock signal line (<i>e.g.</i>, the serial clock line (SCL) and/or the SPI clock (SCLK)) and a data signal line (<i>e.g.</i>, the serial data line (SDA) and/or the SPI master serial data out slave serial data in (MOSI)).</p> <p data-bbox="575 1364 695 1396"><i>See, e.g.,</i></p>

NXP Semiconductors

FXLS8962AF

3-Axis Low-g Accelerometer

5 Block diagram



FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 248 1724 662" style="border: 1px solid black; padding: 5px;"> <p>10.1.2 I²C read/write operations</p> <p>10.1.2.1 Single byte read</p> <p>The master transmits a start condition (ST) to FXLS8962AF, followed by the slave address, with the R/W bit set to '0' for a write, and the FXLS8962AF sends an acknowledgement. Then the master transmits the address of the register to read and the FXLS8962AF sends an acknowledgement. The master transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to '1' for a read from the previously selected register. The FXLS8962AF then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data and then transmits a stop condition to end the data transfer.</p> </div> <p data-bbox="575 670 1906 703">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18.</p> <div data-bbox="583 753 1724 1078" style="border: 1px solid black; padding: 5px;"> <p>11 SPI interface</p> <p>The SPI interface is a classical <u>Master/Slave serial port</u>. FXLS8962AF is always considered to be the <u>slave device</u> and thus never initiates communication with the <u>host processor</u>.</p> <p>The SPI interface of FXLS8962AF is compatible with interface mode 00, corresponding to CPOL = 0 and CPHA = 0.</p> <p>For CPOL = 0, the idle value of the clock is zero, and the active value of the clock is 1. For CPHA = 0, data is captured on the clock's rising edge (low to high transition) and data is propagated on the clock's falling edge (high to low transition).</p> </div> <p data-bbox="575 1088 1906 1120">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 20.</p> <div data-bbox="583 1174 1724 1380" style="border: 1px solid black; padding: 5px;"> <p>10.1.1 General I²C operation</p> <p>There are two signals associated with the I²C-bus: the <u>Serial Clock Line (SCL)</u> and the <u>Serial Data line (SDA)</u>. SDA is a bidirectional signal <u>used for sending and receiving the data to/from the interface</u>. External pull-up resistors connected to V_{DD} are required for SDA and SCL. When the I²C-bus is free, SCL and SDA are high.</p> </div>

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="575 248 1906 277">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18.</p> <div data-bbox="583 331 1745 589" style="border: 1px solid black; padding: 10px;"> <p data-bbox="590 350 1024 380">11.1 General SPI operation</p> <p data-bbox="678 412 1734 570">The SPI_CS_B pin is driven low at the start of a transaction, held low for the duration of the transfer, and then driven high again after the transaction is completed. During a transaction, the master toggles the clock (SCLK). The SCLK polarity is defined as having an idle value that is low, and an active phase that is high (CPOL = 0). Serial input and output data is captured on the clock's rising edge and propagated on the falling edge</p> </div> <p data-bbox="575 602 1906 631">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 20.</p> <div data-bbox="583 683 1745 964" style="border: 1px solid black; padding: 10px;"> <p data-bbox="590 703 1262 732">11.4 SPI read operations with 3-wire mode</p> <p data-bbox="678 764 1728 951">FXLS8962AF can be configured to operate in 3-wire software enabled SPI mode. In this mode, the SPI_MISO pin is left unconnected and the SPI_MOSI pin becomes a bidirectional input/output pin (SPI_DATA). Read operations in 3-wire mode are the same as write operations in 3- and 4-wire modes, except that at the end of the address cycle (falling edge of clock pulse 16), the SPI_DATA pin automatically switches from an input to an output and with bit D7 as the current output state.</p> </div> <p data-bbox="575 977 1906 1006">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 22.</p>


'474 Patent Claim	Representative NXP Product(s)		
	SDA / SPI_MOSI / SPI_DATA	4	Mode dependent Multifunction serial interface pin. ^[2] INTF_SEL = V _{DD} : <ul style="list-style-type: none"> • SPI_MOSI: In 4-wire SPI mode this pin functions as the serial data input (Master Out Slave In). • SPI_DATA^[3]: In 3-wire SPI mode this pin functions as the bidirectional serial data input/output. INTF_SEL = GND: <ul style="list-style-type: none"> • SDA: This pin functions as the I²C Serial Data input/output.
	SCL / SCLK	5	Mode dependent Multifunction serial interface pin. ^[2] INTF_SEL = V _{DD} : <ul style="list-style-type: none"> • SPI serial clock input (3- and 4-wire modes) INTF_SEL = GND: <ul style="list-style-type: none"> • I²C serial clock input
FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 4.			

NXP Semiconductors

FXOS8700CQ

6-axis sensor with integrated linear accelerometer and magnetometer

5. Block diagram



FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 3.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 248 1675 646" style="border: 1px solid black; padding: 5px;"> <p>10.1.2 I²C read/write operations</p> <p>Single-byte read</p> <p>The master (or MCU) transmits a start condition (ST) to the FXOS8700CQ, followed by the slave address, with the R/W bit set to "0" for a write, and the FXOS8700CQ sends an acknowledgement. Then the master (or MCU) transmits the address of the register to read and the FXOS8700CQ sends an acknowledgement. The master (or MCU) transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to "1" for a read from the previously selected register. The FXOS8700CQ then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data, but transmits a stop condition to end the data transfer.</p> </div> <p data-bbox="575 654 1822 721">FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 15.</p> <div data-bbox="583 776 1675 1117" style="border: 1px solid black; padding: 5px;"> <p>10.1.1 General I²C operation</p> <p>There are two signals associated with the I²C bus: the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. External pullup resistors connected to VDDIO are required for SDA and SCL. When the bus is free both the lines are high. The I²C interface is compliant with fast mode (400 kHz), and normal mode (100 kHz) I²C standards. Operation at frequencies higher than 400 kHz is possible, but depends on several factors including the pullup resistor values, and total bus capacitance (trace + device capacitance). See Table 11 for more information.</p> </div> <p data-bbox="575 1125 1822 1192">FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 14.</p>

'474 Patent Claim

Representative NXP Product(s)

10.2.1 General SPI operation

NOTE

FXOS8700CQ only supports a point-to-point SPI protocol, with only one master (MCU) and one slave device (FXOS8700CQ) present on the bus. FXOS8700CQ does not tri-state the MISO pin when the CS_B pin is deasserted (logic high), which can lead to a bus conflict if multiple slave devices are present on the bus.

Do not connect more than one master and one slave device on the SPI bus.

The CS_B pin is driven low at the start of a SPI transaction, held low for the duration of the transaction, and driven high after the transaction is complete. During a transaction the master toggles the SPI clock (SCLK) and transmits data on the MOSI pin.

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 17.

Table 13. Serial interface pin descriptions

Pin name	Pin description
VDDIO	Digital interface power
SA1/CS_B	I ² C second least significant bit of device address/SPI chip select
SCL/SCLK	I ² C/SPI serial clock
SDA/MOSI	I ² C serial data/SPI master serial data out slave serial data in
SA0/MISO	I ² C least significant bit of the device address/SPI master serial data in slave out

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 18.

NXP Semiconductors

FXPS7115D4

Digital absolute pressure sensor, 40 kPa to 115 kPa

5 Block diagram





Figure 1. Block diagram of FXPS7115D4

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 3.

’474 Patent Claim	Representative NXP Product(s)						
	<p data-bbox="590 256 953 293">7.4.1 I²C bit transmissions</p> <p data-bbox="674 321 1640 435">The state of SDA when SCL is high determines the bit value being transmitted. SDA must be stable when SCL is high and change when SCL is low as shown in Figure 14. After the START signal has been transmitted by the master, the bus is considered busy. Timing for the start condition is specified in Table 105.</p> <p data-bbox="575 472 1860 540">FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 13.</p> <p data-bbox="590 602 1073 639">7.5 Standard 32-bit SPI protocol</p> <p data-bbox="659 662 1665 899">The device includes a standard SPI protocol requiring 32-bit data packets. The device is a slave device and requires that the base clock value be low (CPOL = 0) with data captured on the rising edge of the clock and data propagated on the falling edge of the clock (CPHA = 0). The most significant bit is transferred first (MSB first). SPI transfers are completed through a sequence of two phases. During the first phase, the command is transmitted from the SPI master to the device. During the second phase, response data is transmitted from the slave device. MOSI and SCLK transitions are ignored when SS_B is not asserted.</p> <p data-bbox="575 937 1860 1005">FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 17.</p> <table border="1" data-bbox="579 1057 1677 1263"> <tbody> <tr> <td data-bbox="579 1057 779 1174">9</td> <td data-bbox="783 1057 968 1174">SCLK/SCL</td> <td data-bbox="972 1057 1677 1174">In I²C mode, input pin 9 provides the serial clock. This pin must be connected to V_{CC} with an external pull-up resistor, as shown in the application diagram. In SPI mode, input pin 9 provides the serial clock. An internal pull-down device is connected to this pin.</td> </tr> <tr> <td data-bbox="579 1177 779 1263">10</td> <td data-bbox="783 1177 968 1263">MOSI</td> <td data-bbox="972 1177 1677 1263">SPI data in In SPI mode, pin 10 functions as the serial data input to the SPI port. An internal pull-down device is connected to this pin.</td> </tr> </tbody> </table> <p data-bbox="575 1276 1860 1344">FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 4.</p>	9	SCLK/SCL	In I ² C mode, input pin 9 provides the serial clock. This pin must be connected to V _{CC} with an external pull-up resistor, as shown in the application diagram. In SPI mode, input pin 9 provides the serial clock. An internal pull-down device is connected to this pin.	10	MOSI	SPI data in In SPI mode, pin 10 functions as the serial data input to the SPI port. An internal pull-down device is connected to this pin.
9	SCLK/SCL	In I ² C mode, input pin 9 provides the serial clock. This pin must be connected to V _{CC} with an external pull-up resistor, as shown in the application diagram. In SPI mode, input pin 9 provides the serial clock. An internal pull-down device is connected to this pin.					
10	MOSI	SPI data in In SPI mode, pin 10 functions as the serial data input to the SPI port. An internal pull-down device is connected to this pin.					

'474 Patent Claim	Representative NXP Product(s)
<p>[1d.] wherein the slave serial interface is responsive to a read temperature command issued by the master serial interface to return a temperature value associated with the processor.</p>	<p>In each of the Accused '474 Sensors, the slave serial interface is responsive to a read temperature command issued by the master serial interface to return a temperature value associated with the processor.</p> <p>For example, in each of the Accused '474 Sensors, the slave serial interface identified above is responsive to a read temperature command (<i>e.g.</i>, the read temperature command directed to the TEMP_OUT register) issued by the identified master serial interface to return a temperature value (<i>e.g.</i>, the temperature value in the TEMP_OUT register) associated with the processor.</p> <p><i>See, e.g.,</i></p> <div data-bbox="583 711 1747 1010" style="border: 1px solid black; padding: 10px; margin: 10px 0;"> <p>2 Features and benefits</p> <ul style="list-style-type: none"> • $\pm 2/4/8/16$ g user-selectable, full-scale measurement ranges • 12-bit acceleration data • 8-bit temperature sensor data • Low noise: $280 \mu\text{g}/\sqrt{\text{Hz}}$ in high performance mode • Low power capability: <ul style="list-style-type: none"> – $\leq 1 \mu\text{A } I_{\text{DD}}$ for ODRs up to 6.25 Hz – $< 4 \mu\text{A } I_{\text{DD}}$ for ODRs up to 50 Hz </div> <p>FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 1.</p>



FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

13.2 TEMP_OUT register (address 01h)


Table 22. TEMP_OUT register (address 01h) bit allocation

Bit	7	6	5	4	3	2	1	0
Name	TEMP_OUT[7:0]							
Reset	—	—	—	—	—	—	—	—
Access	R	R	R	R	R	R	R	R

The **TEMP_OUT** register contains the 8-bit, 2's complement temperature value. When this register contains the value 00h, the measured temperature is 25 °C (typ). This register is updated on every ODR cycle.

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

’474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 289 1717 573" style="border: 1px solid black; padding: 10px;"> <p>10 I²C digital interface</p> <p>The registers embedded within FXLS8962AF may be accessed using an I²C interface when the INTF_SEL pin is tied to GND. If the V_{DD} supply is not present, the device will be in shutdown mode and any communications on the interface are ignored. When the device is on a common I²C-bus with other slave devices, the V_{DD} supply pin must be left unconnected (high-impedance) when the device supply is turned off to ensure that the internal ESD protection diodes do not become forward biased and prevent the bus from functioning normally (clamping).</p> </div> <p data-bbox="575 581 1906 613">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 16.</p> <div data-bbox="583 662 1717 1312" style="border: 1px solid black; padding: 10px;"> <p>10.1.2 I²C read/write operations</p> <p>10.1.2.1 Single byte read</p> <p>The master transmits a start condition (ST) to FXLS8962AF, followed by the slave address, with the R/W bit set to '0' for a write, and the FXLS8962AF sends an acknowledgement. Then the master transmits the address of the register to read and the FXLS8962AF sends an acknowledgement. The master transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to '1' for a read from the previously selected register. The FXLS8962AF then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data and then transmits a stop condition to end the data transfer.</p> <p>10.1.2.2 Multiple byte read</p> <p>When performing a multi-byte or <i>burst</i> read, FXLS8962AF automatically increments the register read address pointer after a read command is received. Therefore, after following the steps of a single-byte read, multiple bytes of data can be read from sequential register addresses after each FXLS8962AF acknowledgment (ACK) is received until a no acknowledge (NAK) is issued by the master followed by a stop condition (SP) signaling the end of the transfer.</p> </div> <p data-bbox="575 1320 1906 1385">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-19.</p>



FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-20.

11.1 General SPI operation

The SPI_CS_B pin is driven low at the start of a transaction, held low for the duration of the transfer, and then driven high again after the transaction is completed. During a transaction, the master toggles the clock (SCLK). The SCLK polarity is defined as having an idle value that is low, and an active phase that is high (CPOL = 0). Serial input and output data is captured on the clock's rising edge and propagated on the falling edge (CPHA = 0). Single byte read and single byte write operations are completed in 24 SCLK cycles; multiple byte reads and writes are completed in additional multiples of 8 SCLK cycles per read or written byte. The first SCLK cycle latches the R/W (Read/Write) bit to select whether the desired operation is a read (R/W = 1) or a write (R/W = 0). The following seven SCLK cycles are used to latch the register read or write address.

Note: 4-wire SPI interface mode is the default out of POR or after a soft reset. The 3-wire interface mode may also be selected by setting SENS_CONFIG1[SPI_M] = 1.

'474 Patent Claim

Representative NXP Product(s)

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-20-21.

11.3 SPI read operations with 4-wire mode

A register read operation is initiated by transmitting a 1 for the R/W bit. Then, the 7-bit register read address, A[6:0] is encoded in the first byte. Following this first byte, a second byte of 0s or 1s (don't care condition) is transferred. After this transfer completes, the next 8 SCLK cycles (pulses 17 through 24) output the selected register content on the SPI MISO line in MSb first order. The following figure shows the bus protocol for a single byte read operation.




Figure 14. SPI single byte read protocol diagram (4-wire mode), R/W = 1

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-21-22.

'474 Patent Claim

Representative NXP Product(s)

Multiple-byte read operations are performed similarly to single-byte reads with additional bytes read out in multiples of eight SCLK cycles. The register read address is auto-incremented by FXLS8962AF so that every eighth clock edge will latch the address of the next sequential register read address. When the desired number of bytes has been read, a rising edge on SPI_CS_B terminates the transaction.




Figure 15. SPI multiple byte read protocol diagram (4-wire mode), RW = 1

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-22.

11.4 SPI read operations with 3-wire mode

FXLS8962AF can be configured to operate in 3-wire software enabled SPI mode. In this mode, the SPI MISO pin is left unconnected and the SPI MOSI pin becomes a bidirectional input/output pin (SPI DATA). Read operations in 3-wire mode are the same as write operations in 3- and 4-wire modes, except that at the end of the address cycle (falling edge of clock pulse 16), the SPI DATA pin automatically switches from an input to an output and with bit D7 as the current output state.

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-22.

'474 Patent Claim

Representative NXP Product(s)




Figure 16. SPI single byte read protocol diagram (3-wire mode)




Figure 17. SPI multiple byte read protocol diagram (3-wire mode)

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-23.

14.3 Temperature register

14.3.1 TEMP register (address 0x51)

Eight-bit 2's complement sensor temperature value with 0.96 °C/LSB sensitivity. Temperature data is only valid between -40 °C and 125 °C. The temperature sensor output is only valid when M_CTRL_REG1[m_hms] > 0b00. Please note that the temperature sensor is uncalibrated and its output for a given temperature will vary from one device to the next.

Table 50. TEMP register (address 0x51) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	die_temperature[7:0]							
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 52.

10.1.2 I²C read/write operations

Single-byte read


The master (or MCU) transmits a start condition (ST) to the FXOS8700CQ, followed by the slave address, with the R/W bit set to "0" for a write, and the FXOS8700CQ sends an acknowledgement. Then the master (or MCU) transmits the address of the register to read and the FXOS8700CQ sends an acknowledgement. The master (or MCU) transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to "1" for a read from the previously selected register. The FXOS8700CQ then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data, but transmits a stop condition to end the data transfer.

When performing a multi-byte or "burst" read, the FXOS8700CQ automatically increments the register address read pointer after a read command is received. Therefore, after following the steps of a single-byte read, multiple bytes of data can be read from sequential registers after each FXOS8700CQ acknowledgment (AK) is received until a no acknowledge (NAK) occurs from the master followed by a stop condition (SP) signaling an end of transmission.

'474 Patent Claim

Representative NXP Product(s)

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 15.



FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 16.

10.2.2 SPI read/write operations

A read operation is initiated by transmitting a 0 for the R/W bit. Then the 8-bit register address, ADDR[7:0] is encoded in the first and second serialized bytes. Subsequent bits are ignored by the part. The read data is deserialized from the MISO pin.

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 18.

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="596 264 961 297">1 General description</p> <hr data-bbox="596 305 1755 308"/> <p data-bbox="831 332 1749 440">The FXPS7115D4 high-performance, high-precision barometric absolute pressure (BAP) sensor consists of a compact capacitive micro-electro-mechanical systems (MEMS) device coupled with a digital integrated circuit (IC) producing a fully calibrated digital output.</p> <p data-bbox="831 459 1722 651">The sensor is based on NXP's high-precision capacitive pressure cell technology. The architecture benefits from redundant pressure transducers as an expanded quality measure. This sensor delivers highly accurate pressure and temperature readings through either a serial peripheral interface (SPI) or an inter-integrated circuit (I²C) interface. The FXPS7115D4 uses either a 3.3 V or 5.0 V power supply. Furthermore, the sensor employs an on-demand digital self-test for the digital IC and the MEMS transducers.</p> <p data-bbox="579 678 1860 748">FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 1.</p>

7.3.4 Temperature sensor

7.3.4.1 Temperature sensor signal chain

The device includes a temperature sensor for signal compensation and user readability. [Figure 12](#) shows a simplified block diagram. Temperature sensor parameters are specified in [Table 104](#) and [Table 105](#).




Figure 12. Temperature sensor signal chain block diagram

7.3.4.2 Temperature sensor output scaling equation

[Equation 5](#) is used to convert temperature readings with the variables specified in [Table 8](#).

$$T_{DEGC} = \frac{T_{LSB} - T_{0LSB}}{T_{SENSE}} \tag{5}$$

where:

- T_{DEGC} = The temperature output in degrees C
- T_{LSB} = The temperature output in LSB
- T_{0LSB} = The expected temperature output in LSB at 0 °C
- T_{SENSE} = The expected temperature sensitivity in LSB/°C

Table 8. Temperature conversion variables

Data reading	T _{0LSB} (LSB)	T _{SENSE} (LSB/°C)
8-bit register read	68	1

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 12.

7.6 User-accessible data array

A user-accessible data array allows each device to be customized. The array consists of a one time programmable (OTP) factory-programmable block, an OTP user-programmable block, and read-only registers for data and device status. The OTP blocks incorporate independent data verification.

Table 33. User-accessible data — sensor specific information

Address	Register	Type ⁽¹⁾	Bit							
			7	6	5	4	3	2	1	0
General device information										
00h	COUNT	R	COUNT[7:0]							
01h	DEVSTAT	R	DSP_ERR	reserved	COMM_ERR	MEMTEMP_ERR	SUPPLY_ERR	TESTMODE	DEVRES	DEVINIT
02h	DEVSTAT1	R	VCCUV_ERR	reserved	VCCOV_ERR	reserved	INTREGA_ERR	INTREG_ERR	INTREGF_ERR	CONT_ERR
03h	DEVSTAT2	R	F_OTP_ERR	U_OTP_ERR	U_RW_ERR	U_W_ACTIVE	reserved	TEMP0_ERR	reserved	reserved
04h	DEVSTAT3	R	MISO_ERR	OSCTRAIN_ERR	reserved	reserved	reserved	reserved	reserved	reserved
05h	reserved	R	reserved							
06h to 0Dh	reserved	R	reserved							
0Eh	TEMPERATURE	R	TEMP[7:0]							
0Fh	reserved	R	reserved							

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 27.

7.4.6.2 Register read transfers

The device supports I²C register read data transfers. Register read data transfers are constructed as follows:

1. The master transmits a START condition.
2. The master transmits the 7-bit slave address.
3. The master transmits a '0' for the read/write bit to indicate a write operation.
4. The slave transmits an ACK.
5. The master transmits the register address to be read.
6. The slave transmits an ACK.
7. The master transmits a repeat START condition.
8. The master transmits the 7-bit slave address.
9. The master transmits a '1' for the read/write bit to indicate a read operation.
10. The slave transmits an ACK.
11. The slave transmits the data from the register addressed.
12. The master transmits a NACK.
13. The master transmits a STOP condition.



FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 16.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 248 1692 812" style="border: 1px solid black; padding: 5px;"> <p>7.5.3 Command summary</p> <p>7.5.3.1 Register read command</p> <p>The device supports a register read command. The register read command uses the upper 7 bits of the addresses defined in Section 7.6 "User-accessible data array" to address 8-bit registers in the register map.</p> <p>The response to a register read command is shown in Section 7.5.3.1.2 "Register read response message format". The response is transmitted on the next SPI message if and only if all of the following conditions are met:</p> <ul style="list-style-type: none"> • No SPI error is detected (see Section 7.5.5.3 "SPI error") • No MISO error is detected (see Section 7.5.5.4 "SPI data output verification error") <p>If these conditions are met, the device responds to the register read request as shown in Section 7.5.3.1.2 "Register read response message format". Otherwise, the device responds with the error response as defined in Section 7.5.5.2 "Detailed status field". The register read response includes the register contents at the rising edge of SS_B for the register read command.</p> </div> <p>FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 20.</p>

7.5.3.1.1 Register read command message format

Table 13. Register read command message format

MSB: bit 31; LSB: bit 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
Register access command																																					
Command C[3:0]				Fixed bits: must = 0h				Register address								Register data								8-bit CRC													
1	1	0	0	0	0	0	0	RA[7:1]								RA[0]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CRC[7:0]			

Table 14. Register read command message bit field descriptions

Bit field	Definition
C[3:0]	Register read command = '1100'
RA[7:0]	RA[7:1] contains the word address of the register to be read.
CRC[7:0]	Read CRC Section

7.5.3.1.2 Register read response message format

Table 15. Register read response message format

MSB: bit 31; LSB: bit 0


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Register access command																															
Command C[0], [3:1]				Basic Status		Unused Data 0h		Register data: contents of RA[7:1] high byte								Register data: contents of RA[7:1] low byte								8-bit CRC							
0	1	1	0	ST[1:0]		0 0		RD[15:8]								RD[7:0]								CRC[7:0]							

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 20.

Table 16. Register read response message bit field descriptions


Bit field	Definition
C[0], [3:1]	Register Read Command = '0110'
ST[1:0]	Status
RD[15:8]	The contents of the register addressed by RA[7:1] high byte (RA[0] = 1)
RD[7:0]	The contents of the register addressed by RA[7:1] low byte (RA[0] = 0)
CRC[7:0]	8-bit CRC

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 21.


'474 Patent Claim	Representative NXP Product(s)
<p>[8a.]. A method for communicating over a point to point serial communication system having a clock signal line and a data signal line coupling a serial interface master and a serial interface slave, the method comprising:</p>	<p>To the extent the preamble is limiting, the Accused '474 Sensors perform a method for communicating over a point to point serial communication system having a clock signal line and a data signal line coupling a serial interface master and a serial interface slave.</p> <p>For example, each of the Accused '474 Sensors perform a method for communicating over a point to point serial communication system (e.g., system identified below) having a clock signal line (e.g., the serial clock line (SCL) and/or the SPI clock (SCLK)) and a data signal line (e.g., the serial data line (SDA) and/or the SPI master serial data out slave serial data in (MOSI)) coupling a serial interface master (e.g., the SPI/I2C interface on the master/MCU and/or the host processor) and a serial interface slave (e.g., SPI/I2C).</p> <p><i>See, e.g.,</i></p>  <p>https://www.avnet.com/shop/us/products/nxp/fxos8700cqr1-3074457345626313537?fromPage=autoSuggest&langId=-1&autoSuggestSearchTerm=FXOS</p>

'474 Patent Claim

Representative NXP Product(s)



SLN-RPK-NODE (development board of FXOS8700CQ) (Arrow)



SLN-RPK-NODE (development board of FXOS8700CQ) (Mouser)

NXP Semiconductors

FXLS8962AF

3-Axis Low-g Accelerometer

5 Block diagram




Figure 1. Block Diagram


FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

NXP Semiconductors

FXOS8700CQ

6-axis sensor with integrated linear accelerometer and magnetometer

5. Block diagram




FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 3.

NXP Semiconductors

FXPS7115D4

Digital absolute pressure sensor, 40 kPa to 115 kPa

5 Block diagram




FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 3.

NXP Semiconductors

FXLS8962AF

3-Axis Low-g Accelerometer

5 Block diagram




FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

NXP Semiconductors

FXOS8700CQ

6-axis sensor with integrated linear accelerometer and magnetometer

5. Block diagram




FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 3.

NXP Semiconductors

FXPS7115D4

Digital absolute pressure sensor, 40 kPa to 115 kPa

5 Block diagram



FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 3.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 248 1724 662" style="border: 1px solid black; padding: 5px;"> <p>10.1.2 I²C read/write operations</p> <p>10.1.2.1 Single byte read</p> <p>The master transmits a start condition (ST) to FXLS8962AF, followed by the slave address, with the R/W bit set to '0' for a write, and the FXLS8962AF sends an acknowledgement. Then the master transmits the address of the register to read and the FXLS8962AF sends an acknowledgement. The master transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to '1' for a read from the previously selected register. The FXLS8962AF then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data and then transmits a stop condition to end the data transfer.</p> </div> <p data-bbox="583 670 1911 703">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18.</p> <div data-bbox="583 753 1724 1078" style="border: 1px solid black; padding: 5px;"> <p>11 SPI interface</p> <p>The SPI interface is a classical <u>Master/Slave serial port</u>. FXLS8962AF is always considered to be the <u>slave device</u> and thus never initiates communication with the <u>host processor</u>.</p> <p>The SPI interface of FXLS8962AF is compatible with interface mode 00, corresponding to CPOL = 0 and CPHA = 0.</p> <p>For CPOL = 0, the idle value of the clock is zero, and the active value of the clock is 1. For CPHA = 0, data is captured on the clock's rising edge (low to high transition) and data is propagated on the clock's falling edge (high to low transition).</p> </div> <p data-bbox="583 1088 1911 1120">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 20.</p> <div data-bbox="583 1174 1724 1380" style="border: 1px solid black; padding: 5px;"> <p>10.1.1 General I²C operation</p> <p>There are two signals associated with the I²C-bus: the <u>Serial Clock Line (SCL)</u> and the <u>Serial Data line (SDA)</u>. SDA is a bidirectional signal <u>used for sending and receiving the data to/from the interface</u>. External pull-up resistors connected to V_{DD} are required for SDA and SCL. When the I²C-bus is free, SCL and SDA are high.</p> </div>

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="575 246 1915 277">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18.</p> <div data-bbox="583 331 1745 591" style="border: 1px solid black; padding: 10px;"> <p data-bbox="592 347 1024 378">11.1 General SPI operation</p> <p data-bbox="676 410 1734 570">The SPI_CS_B pin is driven low at the start of a transaction, held low for the duration of the transfer, and then driven high again after the transaction is completed. During a transaction, the master toggles the clock (SCLK). The SCLK polarity is defined as having an idle value that is low, and an active phase that is high (CPOL = 0). Serial input and output data is captured on the clock's rising edge and propagated on the falling edge</p> </div> <p data-bbox="575 597 1915 628">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 20.</p> <div data-bbox="583 682 1745 964" style="border: 1px solid black; padding: 10px;"> <p data-bbox="592 698 1262 729">11.4 SPI read operations with 3-wire mode</p> <p data-bbox="676 761 1728 950">FXLS8962AF can be configured to operate in 3-wire software enabled SPI mode. In this mode, the SPI_MISO pin is left unconnected and the SPI_MOSI pin becomes a bidirectional input/output pin (SPI_DATA). Read operations in 3-wire mode are the same as write operations in 3- and 4-wire modes, except that at the end of the address cycle (falling edge of clock pulse 16), the SPI_DATA pin automatically switches from an input to an output and with bit D7 as the current output state.</p> </div> <p data-bbox="575 971 1915 1002">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 22.</p>

'474 Patent Claim	Representative NXP Product(s)		
	SDA / SPI_MOSI / SPI_DATA	4	Mode dependent Multifunction serial interface pin. ^[2] INTF_SEL = V _{DD} : <ul style="list-style-type: none"> • SPI_MOSI: In 4-wire SPI mode this pin functions as the serial data input (Master Out Slave In). • SPI_DATA^[3]: In 3-wire SPI mode this pin functions as the bidirectional serial data input/output. INTF_SEL = GND: <ul style="list-style-type: none"> • SDA: This pin functions as the I²C Serial Data input/output.
	SCL / SCLK	5	Mode dependent Multifunction serial interface pin. ^[2] INTF_SEL = V _{DD} : <ul style="list-style-type: none"> • SPI serial clock input (3- and 4-wire modes) INTF_SEL = GND: <ul style="list-style-type: none"> • I²C serial clock input
FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 4.			

NXP Semiconductors

FXOS8700CQ

6-axis sensor with integrated linear accelerometer and magnetometer

5. Block diagram




Fig 1. Block diagram

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 3.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 245 1675 646" style="border: 1px solid black; padding: 5px;"> <p>10.1.2 I²C read/write operations</p> <p>Single-byte read</p> <p>The master (or MCU) transmits a start condition (ST) to the FXOS8700CQ, followed by the slave address, with the R/W bit set to "0" for a write, and the FXOS8700CQ sends an acknowledgement. Then the master (or MCU) transmits the address of the register to read and the FXOS8700CQ sends an acknowledgement. The master (or MCU) transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to "1" for a read from the previously selected register. The FXOS8700CQ then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data, but transmits a stop condition to end the data transfer.</p> </div> <p data-bbox="575 654 1822 721">FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 15.</p> <div data-bbox="583 776 1675 1117" style="border: 1px solid black; padding: 5px;"> <p>10.1.1 General I²C operation</p> <p>There are two signals associated with the I²C bus: the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. External pullup resistors connected to VDDIO are required for SDA and SCL. When the bus is free both the lines are high. The I²C interface is compliant with fast mode (400 kHz), and normal mode (100 kHz) I²C standards. Operation at frequencies higher than 400 kHz is possible, but depends on several factors including the pullup resistor values, and total bus capacitance (trace + device capacitance). See Table 11 for more information.</p> </div> <p data-bbox="575 1125 1822 1192">FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 14.</p>

'474 Patent Claim

Representative NXP Product(s)

10.2.1 General SPI operation

NOTE

FXOS8700CQ only supports a point-to-point SPI protocol, with only one master (MCU) and one slave device (FXOS8700CQ) present on the bus. FXOS8700CQ does not tri-state the MISO pin when the CS_B pin is deasserted (logic high), which can lead to a bus conflict if multiple slave devices are present on the bus.

Do not connect more than one master and one slave device on the SPI bus.

The CS_B pin is driven low at the start of a SPI transaction, held low for the duration of the transaction, and driven high after the transaction is complete. During a transaction the master toggles the SPI clock (SCLK) and transmits data on the MOSI pin.

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 17.

Table 13. Serial interface pin descriptions

Pin name	Pin description
VDDIO	Digital interface power
SA1/CS_B	I ² C second least significant bit of device address/SPI chip select
SCL/SCLK	I ² C/SPI serial clock
SDA/MOSI	I ² C serial data/SPI master serial data out slave serial data in
SA0/MISO	I ² C least significant bit of the device address/SPI master serial data in slave out


FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 18.

NXP Semiconductors

FXPS7115D4

Digital absolute pressure sensor, 40 kPa to 115 kPa


5 Block diagram



FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 3.

'474 Patent Claim	Representative NXP Product(s)						
	<p data-bbox="590 251 1675 467"> 7.4.1 I²C bit transmissions The state of SDA when SCL is high determines the bit value being transmitted. SDA must be stable when SCL is high and change when SCL is low as shown in Figure 14. After the START signal has been transmitted by the master, the bus is considered busy. Timing for the start condition is specified in Table 105. </p> <p data-bbox="577 472 1860 542"> FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 13. </p> <p data-bbox="590 592 1675 928"> 7.5 Standard 32-bit SPI protocol The device includes a standard SPI protocol requiring 32-bit data packets. The device is a slave device and requires that the base clock value be low (CPOL = 0) with data captured on the rising edge of the clock and data propagated on the falling edge of the clock (CPHA = 0). The most significant bit is transferred first (MSB first). SPI transfers are completed through a sequence of two phases. During the first phase, the command is transmitted from the SPI master to the device. During the second phase, response data is transmitted from the slave device. MOSI and SCLK transitions are ignored when SS_B is not asserted. </p> <p data-bbox="577 935 1860 1005"> FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 17. </p> <table border="1" data-bbox="577 1055 1675 1263"> <tbody> <tr> <td data-bbox="577 1055 779 1174">9</td> <td data-bbox="779 1055 968 1174">SCLK/SCL</td> <td data-bbox="968 1055 1675 1174"> In I²C mode, input pin 9 provides the serial clock. This pin must be connected to V_{CC} with an external pull-up resistor, as shown in the application diagram. In SPI mode, input pin 9 provides the serial clock. An internal pull-down device is connected to this pin. </td> </tr> <tr> <td data-bbox="577 1174 779 1263">10</td> <td data-bbox="779 1174 968 1263">MOSI</td> <td data-bbox="968 1174 1675 1263"> SPI data in In SPI mode, pin 10 functions as the serial data input to the SPI port. An internal pull-down device is connected to this pin. </td> </tr> </tbody> </table> <p data-bbox="577 1271 1860 1341"> FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 4. </p>	9	SCLK/SCL	In I ² C mode, input pin 9 provides the serial clock. This pin must be connected to V _{CC} with an external pull-up resistor, as shown in the application diagram. In SPI mode, input pin 9 provides the serial clock. An internal pull-down device is connected to this pin.	10	MOSI	SPI data in In SPI mode, pin 10 functions as the serial data input to the SPI port. An internal pull-down device is connected to this pin.
9	SCLK/SCL	In I ² C mode, input pin 9 provides the serial clock. This pin must be connected to V _{CC} with an external pull-up resistor, as shown in the application diagram. In SPI mode, input pin 9 provides the serial clock. An internal pull-down device is connected to this pin.					
10	MOSI	SPI data in In SPI mode, pin 10 functions as the serial data input to the SPI port. An internal pull-down device is connected to this pin.					
[8b.] sending a read	The Accused '474 Sensors performs a step of sending a read temperature command to the serial						

'474 Patent Claim	Representative NXP Product(s)
<p>temperature command to the serial interface slave from the serial interface master using the clock signal line and the data signal line; and</p>	<p>interface slave from the serial interface master using the clock signal line and the data signal line.</p> <p>For example, each of the Accused '474 Sensors perform a step of sending a read temperature command (e.g., the read temperature command directed to the TEMP_OUT register) to the serial interface slave identified above from the serial interface master identified above using the clock signal line identified above and the data signal line identified above.</p> <div data-bbox="583 553 1749 849" style="border: 1px solid black; padding: 10px;"> <p>2 Features and benefits</p> <ul style="list-style-type: none"> • $\pm 2/4/8/16$ g user-selectable, full-scale measurement ranges • 12-bit acceleration data • 8-bit temperature sensor data • Low noise: $280 \mu\text{g}/\sqrt{\text{Hz}}$ in high performance mode • Low power capability: <ul style="list-style-type: none"> – $\leq 1 \mu\text{A } I_{\text{DD}}$ for ODRs up to 6.25 Hz – $< 4 \mu\text{A } I_{\text{DD}}$ for ODRs up to 50 Hz </div> <p>FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 1.</p>



FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

13.2 TEMP_OUT register (address 01h)


Table 22. TEMP_OUT register (address 01h) bit allocation

Bit	7	6	5	4	3	2	1	0
Name	TEMP_OUT[7:0]							
Reset	—	—	—	—	—	—	—	—
Access	R	R	R	R	R	R	R	R

The **TEMP_OUT** register contains the 8-bit, 2's complement temperature value. When this register contains the value 00h, the measured temperature is 25 °C (typ). This register is updated on every ODR cycle.

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 293 1717 573" style="border: 1px solid black; padding: 10px;"> <p>10 I²C digital interface</p> <p>The registers embedded within FXLS8962AF may be accessed using an I²C interface when the INTF_SEL pin is tied to GND. If the V_{DD} supply is not present, the device will be in shutdown mode and any communications on the interface are ignored. When the device is on a common I²C-bus with other slave devices, the V_{DD} supply pin must be left unconnected (high-impedance) when the device supply is turned off to ensure that the internal ESD protection diodes do not become forward biased and prevent the bus from functioning normally (clamping).</p> </div> <p data-bbox="575 581 1906 613">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 16.</p> <div data-bbox="583 667 1717 1312" style="border: 1px solid black; padding: 10px;"> <p>10.1.2 I²C read/write operations</p> <p>10.1.2.1 Single byte read</p> <p>The master transmits a start condition (ST) to FXLS8962AF, followed by the slave address, with the R/W bit set to '0' for a write, and the FXLS8962AF sends an acknowledgement. Then the master transmits the address of the register to read and the FXLS8962AF sends an acknowledgement. The master transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to '1' for a read from the previously selected register. The FXLS8962AF then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data and then transmits a stop condition to end the data transfer.</p> <p>10.1.2.2 Multiple byte read</p> <p>When performing a multi-byte or <i>burst</i> read, FXLS8962AF automatically increments the register read address pointer after a read command is received. Therefore, after following the steps of a single-byte read, multiple bytes of data can be read from sequential register addresses after each FXLS8962AF acknowledgment (ACK) is received until a no acknowledge (NAK) is issued by the master followed by a stop condition (SP) signaling the end of the transfer.</p> </div> <p data-bbox="575 1320 1906 1382">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-19.</p>



FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-20.

11.1 General SPI operation

The SPI_CS_B pin is driven low at the start of a transaction, held low for the duration of the transfer, and then driven high again after the transaction is completed. During a transaction, the master toggles the clock (SCLK). The SCLK polarity is defined as having an idle value that is low, and an active phase that is high (CPOL = 0). Serial input and output data is captured on the clock's rising edge and propagated on the falling edge (CPHA = 0). Single byte read and single byte write operations are completed in 24 SCLK cycles; multiple byte reads and writes are completed in additional multiples of 8 SCLK cycles per read or written byte. The first SCLK cycle latches the R/W (Read/Write) bit to select whether the desired operation is a read (R/W = 1) or a write (R/W = 0). The following seven SCLK cycles are used to latch the register read or write address.

Note: 4-wire SPI interface mode is the default out of POR or after a soft reset. The 3-wire interface mode may also be selected by setting SENS_CONFIG1[SPI_M] = 1.

'474 Patent Claim

Representative NXP Product(s)

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-20-21.

11.3 SPI read operations with 4-wire mode

A register read operation is initiated by transmitting a 1 for the R/W bit. Then, the 7-bit register read address, A[6:0] is encoded in the first byte. Following this first byte, a second byte of 0s or 1s (don't care condition) is transferred. After this transfer completes, the next 8 SCLK cycles (pulses 17 through 24) output the selected register content on the SPI MISO line in MSb first order. The following figure shows the bus protocol for a single byte read operation.




Figure 14. SPI single byte read protocol diagram (4-wire mode), R/W = 1

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-21-22.

'474 Patent Claim

Representative NXP Product(s)

Multiple-byte read operations are performed similarly to single-byte reads with additional bytes read out in multiples of eight SCLK cycles. The register read address is auto-incremented by FXLS8962AF so that every eighth clock edge will latch the address of the next sequential register read address. When the desired number of bytes has been read, a rising edge on SPI_CS_B terminates the transaction.




Figure 15. SPI multiple byte read protocol diagram (4-wire mode), RW = 1

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-22.

11.4 SPI read operations with 3-wire mode

FXLS8962AF can be configured to operate in 3-wire software enabled SPI mode. In this mode, the SPI MISO pin is left unconnected and the SPI MOSI pin becomes a bidirectional input/output pin (SPI DATA). Read operations in 3-wire mode are the same as write operations in 3- and 4-wire modes, except that at the end of the address cycle (falling edge of clock pulse 16), the SPI DATA pin automatically switches from an input to an output and with bit D7 as the current output state.

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-22.

'474 Patent Claim

Representative NXP Product(s)




Figure 16. SPI single byte read protocol diagram (3-wire mode)




Figure 17. SPI multiple byte read protocol diagram (3-wire mode)

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-23.

14.3 Temperature register

14.3.1 TEMP register (address 0x51)

Eight-bit 2's complement sensor temperature value with 0.96 °C/LSB sensitivity. Temperature data is only valid between -40 °C and 125 °C. The temperature sensor output is only valid when M_CTRL_REG1[m_hms] > 0b00. Please note that the temperature sensor is uncalibrated and its output for a given temperature will vary from one device to the next.

Table 50. TEMP register (address 0x51) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	die_temperature[7:0]							
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 52.

10.1.2 I²C read/write operations

Single-byte read


The master (or MCU) transmits a start condition (ST) to the FXOS8700CQ, followed by the slave address, with the R/W bit set to "0" for a write, and the FXOS8700CQ sends an acknowledgement. Then the master (or MCU) transmits the address of the register to read and the FXOS8700CQ sends an acknowledgement. The master (or MCU) transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to "1" for a read from the previously selected register. The FXOS8700CQ then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data, but transmits a stop condition to end the data transfer.

When performing a multi-byte or "burst" read, the FXOS8700CQ automatically increments the register address read pointer after a read command is received. Therefore, after following the steps of a single-byte read, multiple bytes of data can be read from sequential registers after each FXOS8700CQ acknowledgment (AK) is received until a no acknowledge (NAK) occurs from the master followed by a stop condition (SP) signaling an end of transmission.

'474 Patent Claim

Representative NXP Product(s)

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 15.



FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 16.

10.2.2 SPI read/write operations

A read operation is initiated by transmitting a 0 for the R/W bit. Then the 8-bit register address, ADDR[7:0] is encoded in the first and second serialized bytes. Subsequent bits are ignored by the part. The read data is deserialized from the MISO pin.

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 18.

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="596 264 961 297">1 General description</p> <hr data-bbox="596 305 1759 308"/> <p data-bbox="831 332 1759 440">The FXPS7115D4 high-performance, high-precision barometric absolute pressure (BAP) sensor consists of a compact capacitive micro-electro-mechanical systems (MEMS) device coupled with a digital integrated circuit (IC) producing a fully calibrated digital output.</p> <p data-bbox="831 459 1724 651">The sensor is based on NXP's high-precision capacitive pressure cell technology. The architecture benefits from redundant pressure transducers as an expanded quality measure. This sensor delivers highly accurate pressure and temperature readings through either a serial peripheral interface (SPI) or an inter-integrated circuit (I²C) interface. The FXPS7115D4 uses either a 3.3 V or 5.0 V power supply. Furthermore, the sensor employs an on-demand digital self-test for the digital IC and the MEMS transducers.</p> <p data-bbox="579 678 1860 748">FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 1.</p>

7.3.4 Temperature sensor

7.3.4.1 Temperature sensor signal chain

The device includes a temperature sensor for signal compensation and user readability. [Figure 12](#) shows a simplified block diagram. Temperature sensor parameters are specified in [Table 104](#) and [Table 105](#).




Figure 12. Temperature sensor signal chain block diagram

7.3.4.2 Temperature sensor output scaling equation

[Equation 5](#) is used to convert temperature readings with the variables specified in [Table 8](#).

$$T_{DEGC} = \frac{T_{LSB} - T_{0LSB}}{T_{SENSE}} \tag{5}$$

where:

- T_{DEGC} = The temperature output in degrees C
- T_{LSB} = The temperature output in LSB
- T_{0LSB} = The expected temperature output in LSB at 0 °C
- T_{SENSE} = The expected temperature sensitivity in LSB/°C

Table 8. Temperature conversion variables

Data reading	T _{0LSB} (LSB)	T _{SENSE} (LSB/°C)
8-bit register read	68	1

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 12.

7.6 User-accessible data array

A user-accessible data array allows each device to be customized. The array consists of a one time programmable (OTP) factory-programmable block, an OTP user-programmable block, and read-only registers for data and device status. The OTP blocks incorporate independent data verification.

Table 33. User-accessible data — sensor specific information

Address	Register	Type ⁽¹⁾	Bit							
			7	6	5	4	3	2	1	0
General device information										
00h	COUNT	R	COUNT[7:0]							
01h	DEVSTAT	R	DSP_ERR	reserved	COMM_ERR	MEMTEMP_ERR	SUPPLY_ERR	TESTMODE	DEVRES	DEVINIT
02h	DEVSTAT1	R	VCCUV_ERR	reserved	VCCOV_ERR	reserved	INTREGA_ERR	INTREG_ERR	INTREGF_ERR	CONT_ERR
03h	DEVSTAT2	R	F_OTP_ERR	U_OTP_ERR	U_RW_ERR	U_W_ACTIVE	reserved	TEMP0_ERR	reserved	reserved
04h	DEVSTAT3	R	MISO_ERR	OSCTRAIN_ERR	reserved	reserved	reserved	reserved	reserved	reserved
05h	reserved	R	reserved							
06h to 0Dh	reserved	R	reserved							
0Eh	TEMPERATURE	R	TEMP[7:0]							
0Fh	reserved	R	reserved							

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 27.

7.4.6.2 Register read transfers

The device supports I²C register read data transfers. Register read data transfers are constructed as follows:

1. The master transmits a START condition.
2. The master transmits the 7-bit slave address.
3. The master transmits a '0' for the read/write bit to indicate a write operation.
4. The slave transmits an ACK.
5. The master transmits the register address to be read.
6. The slave transmits an ACK.
7. The master transmits a repeat START condition.
8. The master transmits the 7-bit slave address.
9. The master transmits a '1' for the read/write bit to indicate a read operation.
10. The slave transmits an ACK.
11. The slave transmits the data from the register addressed.
12. The master transmits a NACK.
13. The master transmits a STOP condition.



000-020010

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 16.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 248 1692 812" style="border: 1px solid black; padding: 5px;"> <p>7.5.3 Command summary</p> <p>7.5.3.1 Register read command</p> <p>The device supports a register read command. The register read command uses the upper 7 bits of the addresses defined in Section 7.6 "User-accessible data array" to address 8-bit registers in the register map.</p> <p>The response to a register read command is shown in Section 7.5.3.1.2 "Register read response message format". The response is transmitted on the next SPI message if and only if all of the following conditions are met:</p> <ul style="list-style-type: none"> • No SPI error is detected (see Section 7.5.5.3 "SPI error") • No MISO error is detected (see Section 7.5.5.4 "SPI data output verification error") <p>If these conditions are met, the device responds to the register read request as shown in Section 7.5.3.1.2 "Register read response message format". Otherwise, the device responds with the error response as defined in Section 7.5.5.2 "Detailed status field". The register read response includes the register contents at the rising edge of SS_B for the register read command.</p> </div> <p>FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 20.</p>

7.5.3.1.1 Register read command message format

Table 13. Register read command message format

MSB: bit 31; LSB: bit 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0										
Register access command																																									
Command C[3:0]				Fixed bits: must = 0h				Register address								Register data								8-bit CRC																	
1	1	0	0	0	0	0	0	RA[7:1]								RA[0]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CRC[7:0]							

Table 14. Register read command message bit field descriptions

Bit field	Definition
C[3:0]	Register read command = '1100'
RA[7:0]	RA[7:1] contains the word address of the register to be read.
CRC[7:0]	Read CRC Section

7.5.3.1.2 Register read response message format

Table 15. Register read response message format

MSB: bit 31; LSB: bit 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Register access command																															
Command C[0], [3:1]				Basic Status		Unused Data 0h		Register data: contents of RA[7:1] high byte								Register data: contents of RA[7:1] low byte								8-bit CRC							
0	1	1	0	ST[1:0]		0 0		RD[15:8]								RD[7:0]								CRC[7:0]							


FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 20.

Table 16. Register read response message bit field descriptions

Bit field	Definition
C[0], [3:1]	Register Read Command = '0110'
ST[1:0]	Status
RD[15:8]	The contents of the register addressed by RA[7:1] high byte (RA[0] = 1)
RD[7:0]	The contents of the register addressed by RA[7:1] low byte (RA[0] = 0)
CRC[7:0]	8-bit CRC

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 21.

'474 Patent Claim	Representative NXP Product(s)
<p>[8c.] in response to the read temperature command, the serial interface slave supplying over the data signal line a temperature value associated with a processor on an integrated circuit containing the serial interface slave.</p>	<p>The Accused '474 Sensors performs a step of in response to the read temperature command, the serial interface slave supplying over the data signal line a temperature value associated with a processor on an integrated circuit containing the serial interface slave.</p> <p>For example, each of the Accused '474 Sensors perform a step of in response to the read temperature command, the serial interface slave identified above supplying over the data signal line identified above a temperature value (<i>e.g.</i>, the temperature value in the TEMP_OUT register) associated with a processor on an integrated circuit containing the serial interface slave identified above.</p> <div data-bbox="583 625 1749 922" style="border: 1px solid black; padding: 10px;"> <p>2 Features and benefits</p> <ul style="list-style-type: none"> • $\pm 2/4/8/16\text{ g}$ user-selectable, full-scale measurement ranges • 12-bit acceleration data • <u>8-bit temperature sensor data</u> • Low noise: $280\ \mu\text{g}/\sqrt{\text{Hz}}$ in high performance mode • Low power capability: <ul style="list-style-type: none"> – $\leq 1\ \mu\text{A } I_{\text{DD}}$ for ODRs up to 6.25 Hz – $< 4\ \mu\text{A } I_{\text{DD}}$ for ODRs up to 50 Hz </div> <p>FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 1.</p>



FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

13.2 TEMP_OUT register (address 01h)


Table 22. TEMP_OUT register (address 01h) bit allocation

Bit	7	6	5	4	3	2	1	0
Name	TEMP_OUT[7:0]							
Reset	—	—	—	—	—	—	—	—
Access	R	R	R	R	R	R	R	R

The **TEMP_OUT** register contains the 8-bit, 2's complement temperature value. When this register contains the value 00h, the measured temperature is 25 °C (typ). This register is updated on every ODR cycle.

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 289 1717 573" style="border: 1px solid black; padding: 10px;"> <p>10 I²C digital interface</p> <p>The registers embedded within FXLS8962AF may be accessed using an I²C interface when the INTF_SEL pin is tied to GND. If the V_{DD} supply is not present, the device will be in shutdown mode and any communications on the interface are ignored. When the device is on a common I²C-bus with other slave devices, the V_{DD} supply pin must be left unconnected (high-impedance) when the device supply is turned off to ensure that the internal ESD protection diodes do not become forward biased and prevent the bus from functioning normally (clamping).</p> </div> <p data-bbox="575 581 1906 613">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 16.</p> <div data-bbox="583 662 1717 1312" style="border: 1px solid black; padding: 10px;"> <p>10.1.2 I²C read/write operations</p> <p>10.1.2.1 Single byte read</p> <p>The master transmits a start condition (ST) to FXLS8962AF, followed by the slave address, with the R/W bit set to '0' for a write, and the FXLS8962AF sends an acknowledgement. Then the master transmits the address of the register to read and the FXLS8962AF sends an acknowledgement. The master transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to '1' for a read from the previously selected register. The FXLS8962AF then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data and then transmits a stop condition to end the data transfer.</p> <p>10.1.2.2 Multiple byte read</p> <p>When performing a multi-byte or <i>burst</i> read, FXLS8962AF automatically increments the register read address pointer after a read command is received. Therefore, after following the steps of a single-byte read, multiple bytes of data can be read from sequential register addresses after each FXLS8962AF acknowledgment (ACK) is received until a no acknowledge (NAK) is issued by the master followed by a stop condition (SP) signaling the end of the transfer.</p> </div> <p data-bbox="575 1320 1906 1385">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-19.</p>



FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-20.

11.1 General SPI operation

The SPI_CS_B pin is driven low at the start of a transaction, held low for the duration of the transfer, and then driven high again after the transaction is completed. During a transaction, the master toggles the clock (SCLK). The SCLK polarity is defined as having an idle value that is low, and an active phase that is high (CPOL = 0). Serial input and output data is captured on the clock's rising edge and propagated on the falling edge (CPHA = 0). Single byte read and single byte write operations are completed in 24 SCLK cycles; multiple byte reads and writes are completed in additional multiples of 8 SCLK cycles per read or written byte. The first SCLK cycle latches the R/W (Read/Write) bit to select whether the desired operation is a read (R/W = 1) or a write (R/W = 0). The following seven SCLK cycles are used to latch the register read or write address.

Note: 4-wire SPI interface mode is the default out of POR or after a soft reset. The 3-wire interface mode may also be selected by setting SENS_CONFIG1[SPI_M] = 1.

'474 Patent Claim

Representative NXP Product(s)

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-20-21.

11.3 SPI read operations with 4-wire mode

A register read operation is initiated by transmitting a 1 for the R/W bit. Then, the 7-bit register read address, A[6:0] is encoded in the first byte. Following this first byte, a second byte of 0s or 1s (don't care condition) is transferred. After this transfer completes, the next 8 SCLK cycles (pulses 17 through 24) output the selected register content on the SPI MISO line in MSb first order. The following figure shows the bus protocol for a single byte read operation.




Figure 14. SPI single byte read protocol diagram (4-wire mode), R/W = 1

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-21-22.

'474 Patent Claim

Representative NXP Product(s)

Multiple-byte read operations are performed similarly to single-byte reads with additional bytes read out in multiples of eight SCLK cycles. The register read address is auto-incremented by FXLS8962AF so that every eighth clock edge will latch the address of the next sequential register read address. When the desired number of bytes has been read, a rising edge on SPI_CS_B terminates the transaction.




Figure 15. SPI multiple byte read protocol diagram (4-wire mode), RW = 1

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-22.

11.4 SPI read operations with 3-wire mode

FXLS8962AF can be configured to operate in 3-wire software enabled SPI mode. In this mode, the SPI MISO pin is left unconnected and the SPI MOSI pin becomes a bidirectional input/output pin (SPI DATA). Read operations in 3-wire mode are the same as write operations in 3- and 4-wire modes, except that at the end of the address cycle (falling edge of clock pulse 16), the SPI DATA pin automatically switches from an input to an output and with bit D7 as the current output state.

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-22.

'474 Patent Claim

Representative NXP Product(s)




Figure 16. SPI single byte read protocol diagram (3-wire mode)




Figure 17. SPI multiple byte read protocol diagram (3-wire mode)

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-23.

14.3 Temperature register

14.3.1 TEMP register (address 0x51)

Eight-bit 2's complement sensor temperature value with 0.96 °C/LSB sensitivity. Temperature data is only valid between -40 °C and 125 °C. The temperature sensor output is only valid when M_CTRL_REG1[m_hms] > 0b00. Please note that the temperature sensor is uncalibrated and its output for a given temperature will vary from one device to the next.

Table 50. TEMP register (address 0x51) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	die_temperature[7:0]							
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 52.

10.1.2 I²C read/write operations

Single-byte read


The master (or MCU) transmits a start condition (ST) to the FXOS8700CQ, followed by the slave address, with the R/W bit set to "0" for a write, and the FXOS8700CQ sends an acknowledgement. Then the master (or MCU) transmits the address of the register to read and the FXOS8700CQ sends an acknowledgement. The master (or MCU) transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to "1" for a read from the previously selected register. The FXOS8700CQ then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data, but transmits a stop condition to end the data transfer.

When performing a multi-byte or "burst" read, the FXOS8700CQ automatically increments the register address read pointer after a read command is received. Therefore, after following the steps of a single-byte read, multiple bytes of data can be read from sequential registers after each FXOS8700CQ acknowledgment (AK) is received until a no acknowledge (NAK) occurs from the master followed by a stop condition (SP) signaling an end of transmission.

'474 Patent Claim

Representative NXP Product(s)

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 15.



FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 16.

10.2.2 SPI read/write operations

A read operation is initiated by transmitting a 0 for the R/W bit. Then the 8-bit register address, ADDR[7:0] is encoded in the first and second serialized bytes. Subsequent bits are ignored by the part. The read data is deserialized from the MISO pin.

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 18.

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="596 264 961 297">1 General description</p> <hr data-bbox="596 305 1759 308"/> <p data-bbox="831 331 1749 440">The FXPS7115D4 high-performance, high-precision barometric absolute pressure (BAP) sensor consists of a compact capacitive micro-electro-mechanical systems (MEMS) device coupled with a digital integrated circuit (IC) producing a fully calibrated digital output.</p> <p data-bbox="831 459 1724 651">The sensor is based on NXP's high-precision capacitive pressure cell technology. The architecture benefits from redundant pressure transducers as an expanded quality measure. This sensor delivers highly accurate pressure and temperature readings through either a serial peripheral interface (SPI) or an inter-integrated circuit (I²C) interface. The FXPS7115D4 uses either a 3.3 V or 5.0 V power supply. Furthermore, the sensor employs an on-demand digital self-test for the digital IC and the MEMS transducers.</p> <p data-bbox="577 678 1860 748">FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 1.</p>

7.3.4 Temperature sensor

7.3.4.1 Temperature sensor signal chain

The device includes a temperature sensor for signal compensation and user readability. [Figure 12](#) shows a simplified block diagram. Temperature sensor parameters are specified in [Table 104](#) and [Table 105](#).




Figure 12. Temperature sensor signal chain block diagram

7.3.4.2 Temperature sensor output scaling equation

[Equation 5](#) is used to convert temperature readings with the variables specified in [Table 8](#).

$$T_{DEGC} = \frac{T_{LSB} - T_{0LSB}}{T_{SENSE}} \tag{5}$$

where:

- T_{DEGC} = The temperature output in degrees C
- T_{LSB} = The temperature output in LSB
- T_{0LSB} = The expected temperature output in LSB at 0 °C
- T_{SENSE} = The expected temperature sensitivity in LSB/°C

Table 8. Temperature conversion variables

Data reading	T _{0LSB} (LSB)	T _{SENSE} (LSB/°C)
8-bit register read	68	1

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 12.

7.6 User-accessible data array

A user-accessible data array allows each device to be customized. The array consists of a one time programmable (OTP) factory-programmable block, an OTP user-programmable block, and read-only registers for data and device status. The OTP blocks incorporate independent data verification.

Table 33. User-accessible data — sensor specific information

Address	Register	Type ⁽¹⁾	Bit							
			7	6	5	4	3	2	1	0
General device information										
00h	COUNT	R	COUNT[7:0]							
01h	DEVSTAT	R	DSP_ERR	reserved	COMM_ERR	MEMTEMP_ERR	SUPPLY_ERR	TESTMODE	DEVRES	DEVINIT
02h	DEVSTAT1	R	VCCUV_ERR	reserved	VCCOV_ERR	reserved	INTREGA_ERR	INTREG_ERR	INTREGF_ERR	CONT_ERR
03h	DEVSTAT2	R	F_OTP_ERR	U_OTP_ERR	U_RW_ERR	U_W_ACTIVE	reserved	TEMP0_ERR	reserved	reserved
04h	DEVSTAT3	R	MISO_ERR	OSCTRAIN_ERR	reserved	reserved	reserved	reserved	reserved	reserved
05h	reserved	R	reserved							
06h to 0Dh	reserved	R	reserved							
0Eh	TEMPERATURE	R	TEMP[7:0]							
0Fh	reserved	R	reserved							

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 27.

7.4.6.2 Register read transfers

The device supports I²C register read data transfers. Register read data transfers are constructed as follows:

1. The master transmits a START condition.
2. The master transmits the 7-bit slave address.
3. The master transmits a '0' for the read/write bit to indicate a write operation.
4. The slave transmits an ACK.
5. The master transmits the register address to be read.
6. The slave transmits an ACK.
7. The master transmits a repeat START condition.
8. The master transmits the 7-bit slave address.
9. The master transmits a '1' for the read/write bit to indicate a read operation.
10. The slave transmits an ACK.
11. The slave transmits the data from the register addressed.
12. The master transmits a NACK.
13. The master transmits a STOP condition.



000-020010

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 16.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 245 1692 812" style="border: 1px solid black; padding: 5px;"> <p>7.5.3 Command summary</p> <p>7.5.3.1 Register read command</p> <p>The device supports a register read command. The register read command uses the upper 7 bits of the addresses defined in Section 7.6 "User-accessible data array" to address 8-bit registers in the register map.</p> <p>The response to a register read command is shown in Section 7.5.3.1.2 "Register read response message format". The response is transmitted on the next SPI message if and only if all of the following conditions are met:</p> <ul style="list-style-type: none"> • No SPI error is detected (see Section 7.5.5.3 "SPI error") • No MISO error is detected (see Section 7.5.5.4 "SPI data output verification error") <p>If these conditions are met, the device responds to the register read request as shown in Section 7.5.3.1.2 "Register read response message format". Otherwise, the device responds with the error response as defined in Section 7.5.5.2 "Detailed status field". The register read response includes the register contents at the rising edge of SS_B for the register read command.</p> </div> <p>FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 20.</p>

7.5.3.1.1 Register read command message format

Table 13. Register read command message format

MSB: bit 31; LSB: bit 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0											
Register access command																																										
Command C[3:0]				Fixed bits: must = 0h				Register address								Register data								8-bit CRC																		
1	1	0	0	0	0	0	0	RA[7:1]								RA[0]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CRC[7:0]							

Table 14. Register read command message bit field descriptions

Bit field	Definition
C[3:0]	Register read command = '1100'
RA[7:0]	RA[7:1] contains the word address of the register to be read.
CRC[7:0]	Read CRC Section

7.5.3.1.2 Register read response message format

Table 15. Register read response message format

MSB: bit 31; LSB: bit 0


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Register access command																															
Command C[0], [3:1]				Basic Status		Unused Data 0h		Register data: contents of RA[7:1] high byte								Register data: contents of RA[7:1] low byte								8-bit CRC							
0	1	1	0	ST[1:0]		0 0		RD[15:8]								RD[7:0]								CRC[7:0]							

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 20.

Table 16. Register read response message bit field descriptions


Bit field	Definition
C[0], [3:1]	Register Read Command = '0110'
ST[1:0]	Status
RD[15:8]	The contents of the register addressed by RA[7:1] high byte (RA[0] = 1)
RD[7:0]	The contents of the register addressed by RA[7:1] low byte (RA[0] = 0)
CRC[7:0]	8-bit CRC

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 21.


'474 Patent Claim	Representative NXP Product(s)
<p>[14a.] A serial communication system comprising:</p>	<p>To the extent the preamble is limiting, the Accused '474 Sensors include a “serial communication system” as recited in the '474 patent. Exemplary systems and serial interfaces are identified in the block diagrams and rectangles below.</p> <p><i>See, e.g.:</i></p>  <p>https://www.avnet.com/shop/us/products/nxp/fxos8700cqr1-3074457345626313537?fromPage=autoSuggest&langId=-1&autoSuggestSearchTerm=FXOS</p>

'474 Patent Claim

Representative NXP Product(s)



SLN-RPK-NODE (development board of FXOS8700CQ) (Arrow)



SLN-RPK-NODE (development board of FXOS8700CQ) (Mouser)

NXP Semiconductors

FXLS8962AF

3-Axis Low-g Accelerometer

5 Block diagram




Figure 1. Block Diagram


FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

NXP Semiconductors

FXOS8700CQ

6-axis sensor with integrated linear accelerometer and magnetometer

5. Block diagram



FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 3.

'474 Patent Claim

Representative NXP Product(s)

NXP Semiconductors

FXPS7115D4

Digital absolute pressure sensor, 40 kPa to 115 kPa

5 Block diagram




Figure 1. Block diagram of FXPS7115D4

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 3.

[14b.] a microprocessor having

The Accused '474 Sensors each includes a microprocessor.

For example, the Accused '474 Sensors each constitutes a microprocessor because, among others, they

'474 Patent Claim

Representative NXP Product(s)

include at least the processing logics identified below.


See, e.g.:

NXP Semiconductors

FXLS8962AF

3-Axis Low-g Accelerometer

5 Block diagram



FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

NXP Semiconductors

FXOS8700CQ

6-axis sensor with integrated linear accelerometer and magnetometer

5. Block diagram




Fig 1. Block diagram

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 3.

'474 Patent Claim

Representative NXP Product(s)

NXP Semiconductors

FXPS7115D4

Digital absolute pressure sensor, 40 kPa to 115 kPa

5 Block diagram




Figure 1. Block diagram of FXPS7115D4

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 3.

[14c.] a slave serial interface for coupling to a master serial interface through a clock signal line output terminal and a data

In each of the Accused '474 Sensors, the microprocessor has a slave serial interface for coupling to a master serial interface through a clock signal line output terminal and a data signal line output terminal. For example, each of the Accused '474 Sensors has a slave serial interface (e.g., SPI/I2C) for coupling to a master serial interface (e.g., the SPI/I2C interface on the master/MCU and/or the host processor)

'474 Patent Claim

Representative NXP Product(s)

signal line output terminal

through a clock signal line output terminal (*e.g.*, the serial clock line (SCL) and/or the SPI clock (SCLK)) and a data signal line output terminal (*e.g.*, the serial data line (SDA) and/or the SPI master serial data out slave serial data in (MOSI)).

NXP Semiconductors

FXLS8962AF

3-Axis Low-g Accelerometer

5 Block diagram




Figure 1. Block Diagram

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 248 1724 662" style="border: 1px solid black; padding: 5px;"> <p>10.1.2 I²C read/write operations</p> <p>10.1.2.1 Single byte read</p> <p>The master transmits a start condition (ST) to FXLS8962AF, followed by the slave address, with the R/W bit set to '0' for a write, and the FXLS8962AF sends an acknowledgement. Then the master transmits the address of the register to read and the FXLS8962AF sends an acknowledgement. The master transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to '1' for a read from the previously selected register. The FXLS8962AF then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data and then transmits a stop condition to end the data transfer.</p> </div> <p data-bbox="583 670 1906 703">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18.</p> <div data-bbox="583 755 1724 1079" style="border: 1px solid black; padding: 5px;"> <p>11 SPI interface</p> <p>The SPI interface is a classical <u>Master/Slave serial port</u>. FXLS8962AF is always considered to be the <u>slave device</u> and thus never initiates communication with the <u>host processor</u>.</p> <p>The SPI interface of FXLS8962AF is compatible with interface mode 00, corresponding to CPOL = 0 and CPHA = 0.</p> <p>For CPOL = 0, the idle value of the clock is zero, and the active value of the clock is 1. For CPHA = 0, data is captured on the clock's rising edge (low to high transition) and data is propagated on the clock's falling edge (high to low transition).</p> </div> <p data-bbox="583 1088 1906 1120">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 20.</p> <div data-bbox="583 1172 1724 1385" style="border: 1px solid black; padding: 5px;"> <p>10.1.1 General I²C operation</p> <p>There are two signals associated with the I²C-bus: the <u>Serial Clock Line (SCL)</u> and the <u>Serial Data line (SDA)</u>. SDA is a bidirectional signal <u>used for sending and receiving the data to/from the interface</u>. External pull-up resistors connected to V_{DD} are required for SDA and SCL. When the I²C-bus is free, SCL and SDA are high.</p> </div>

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="575 248 1906 277">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18.</p> <div data-bbox="583 331 1745 591" style="border: 1px solid black; padding: 10px;"> <p data-bbox="590 350 1024 380">11.1 General SPI operation</p> <p data-bbox="678 412 1734 570">The SPI_CS_B pin is driven low at the start of a transaction, held low for the duration of the transfer, and then driven high again after the transaction is completed. During a transaction, the master toggles the clock (SCLK). The SCLK polarity is defined as having an idle value that is low, and an active phase that is high (CPOL = 0). Serial input and output data is captured on the clock's rising edge and propagated on the falling edge</p> </div> <p data-bbox="575 602 1906 631">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 20.</p> <div data-bbox="583 683 1745 964" style="border: 1px solid black; padding: 10px;"> <p data-bbox="590 703 1262 732">11.4 SPI read operations with 3-wire mode</p> <p data-bbox="678 764 1734 951">FXLS8962AF can be configured to operate in 3-wire software enabled SPI mode. In this mode, the SPI_MISO pin is left unconnected and the SPI_MOSI pin becomes a bidirectional input/output pin (SPI_DATA). Read operations in 3-wire mode are the same as write operations in 3- and 4-wire modes, except that at the end of the address cycle (falling edge of clock pulse 16), the SPI_DATA pin automatically switches from an input to an output and with bit D7 as the current output state.</p> </div> <p data-bbox="575 976 1906 1005">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 22.</p>

'474 Patent Claim	Representative NXP Product(s)		
	SDA / SPI_MOSI / SPI_DATA	4	Mode dependent Multifunction serial interface pin. ^[2] INTF_SEL = V _{DD} : <ul style="list-style-type: none"> • SPI_MOSI: In 4-wire SPI mode this pin functions as the serial data input (Master Out Slave In). • SPI_DATA^[3]: In 3-wire SPI mode this pin functions as the bidirectional serial data input/output. INTF_SEL = GND: <ul style="list-style-type: none"> • SDA: This pin functions as the I²C Serial Data input/output.
	SCL / SCLK	5	Mode dependent Multifunction serial interface pin. ^[2] INTF_SEL = V _{DD} : <ul style="list-style-type: none"> • SPI serial clock input (3- and 4-wire modes) INTF_SEL = GND: <ul style="list-style-type: none"> • I²C serial clock input
FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 4.			

NXP Semiconductors

FXOS8700CQ

6-axis sensor with integrated linear accelerometer and magnetometer

5. Block diagram




Fig 1. Block diagram

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 3.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 245 1675 646" style="border: 1px solid black; padding: 5px;"> <p>10.1.2 I²C read/write operations</p> <p>Single-byte read</p> <p>The master (or MCU) transmits a start condition (ST) to the FXOS8700CQ, followed by the slave address, with the R/W bit set to "0" for a write, and the FXOS8700CQ sends an acknowledgement. Then the master (or MCU) transmits the address of the register to read and the FXOS8700CQ sends an acknowledgement. The master (or MCU) transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to "1" for a read from the previously selected register. The FXOS8700CQ then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data, but transmits a stop condition to end the data transfer.</p> </div> <p data-bbox="575 654 1822 721">FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 15.</p> <div data-bbox="583 776 1675 1117" style="border: 1px solid black; padding: 5px;"> <p>10.1.1 General I²C operation</p> <p>There are two signals associated with the I²C bus: the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. External pullup resistors connected to VDDIO are required for SDA and SCL. When the bus is free both the lines are high. The I²C interface is compliant with fast mode (400 kHz), and normal mode (100 kHz) I²C standards. Operation at frequencies higher than 400 kHz is possible, but depends on several factors including the pullup resistor values, and total bus capacitance (trace + device capacitance). See Table 11 for more information.</p> </div> <p data-bbox="575 1125 1822 1192">FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 14.</p>

'474 Patent Claim

Representative NXP Product(s)

10.2.1 General SPI operation

NOTE

FXOS8700CQ only supports a point-to-point SPI protocol, with only one master (MCU) and one slave device (FXOS8700CQ) present on the bus. FXOS8700CQ does not tri-state the MISO pin when the CS_B pin is deasserted (logic high), which can lead to a bus conflict if multiple slave devices are present on the bus.

Do not connect more than one master and one slave device on the SPI bus.

The CS_B pin is driven low at the start of a SPI transaction, held low for the duration of the transaction, and driven high after the transaction is complete. During a transaction the master toggles the SPI clock (SCLK) and transmits data on the MOSI pin.

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 17.

Table 13. Serial interface pin descriptions

Pin name	Pin description
VDDIO	Digital interface power
SA1/CS_B	I ² C second least significant bit of device address/SPI chip select
SCL/SCLK	I ² C/SPI serial clock
SDA/MOSI	I ² C serial data/SPI master serial data out slave serial data in
SA0/MISO	I ² C least significant bit of the device address/SPI master serial data in slave out

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 18.

NXP Semiconductors

FXPS7115D4

Digital absolute pressure sensor, 40 kPa to 115 kPa

5 Block diagram





Figure 1. Block diagram of FXPS7115D4

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 3.

'474 Patent Claim	Representative NXP Product(s)						
	<p data-bbox="590 256 953 293">7.4.1 I²C bit transmissions</p> <p data-bbox="676 321 1640 435">The state of SDA when SCL is high determines the bit value being transmitted. SDA must be stable when SCL is high and change when SCL is low as shown in Figure 14. After the START signal has been transmitted by the master, the bus is considered busy. Timing for the start condition is specified in Table 105.</p> <p data-bbox="575 472 1860 540">FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 13.</p> <p data-bbox="590 602 1073 639">7.5 Standard 32-bit SPI protocol</p> <p data-bbox="659 662 1665 899">The device includes a standard SPI protocol requiring 32-bit data packets. The device is a slave device and requires that the base clock value be low (CPOL = 0) with data captured on the rising edge of the clock and data propagated on the falling edge of the clock (CPHA = 0). The most significant bit is transferred first (MSB first). SPI transfers are completed through a sequence of two phases. During the first phase, the command is transmitted from the SPI master to the device. During the second phase, response data is transmitted from the slave device. MOSI and SCLK transitions are ignored when SS_B is not asserted.</p> <p data-bbox="575 937 1860 1005">FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 17.</p> <table border="1" data-bbox="579 1057 1677 1263"> <tbody> <tr> <td data-bbox="579 1057 779 1174">9</td> <td data-bbox="779 1057 968 1174">SCLK/SCL</td> <td data-bbox="968 1057 1677 1174">In I²C mode, input pin 9 provides the serial clock. This pin must be connected to V_{CC} with an external pull-up resistor, as shown in the application diagram. In SPI mode, input pin 9 provides the serial clock. An internal pull-down device is connected to this pin.</td> </tr> <tr> <td data-bbox="579 1174 779 1263">10</td> <td data-bbox="779 1174 968 1263">MOSI</td> <td data-bbox="968 1174 1677 1263">SPI data in In SPI mode, pin 10 functions as the serial data input to the SPI port. An internal pull-down device is connected to this pin.</td> </tr> </tbody> </table> <p data-bbox="575 1276 1860 1344">FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 4.</p>	9	SCLK/SCL	In I ² C mode, input pin 9 provides the serial clock. This pin must be connected to V _{CC} with an external pull-up resistor, as shown in the application diagram. In SPI mode, input pin 9 provides the serial clock. An internal pull-down device is connected to this pin.	10	MOSI	SPI data in In SPI mode, pin 10 functions as the serial data input to the SPI port. An internal pull-down device is connected to this pin.
9	SCLK/SCL	In I ² C mode, input pin 9 provides the serial clock. This pin must be connected to V _{CC} with an external pull-up resistor, as shown in the application diagram. In SPI mode, input pin 9 provides the serial clock. An internal pull-down device is connected to this pin.					
10	MOSI	SPI data in In SPI mode, pin 10 functions as the serial data input to the SPI port. An internal pull-down device is connected to this pin.					
[14d.] wherein the slave serial interface is	In each of the Accused '474 Sensors, the slave serial interface is responsive to a read temperature						

'474 Patent Claim	Representative NXP Product(s)
<p>responsive to a read temperature command issued by the master serial interface to return to the master serial interface a temperature value associated with the microprocessor.</p>	<p>command issued by the master serial interface to return to the master serial interface a temperature value associated with the microprocessor.</p> <p>For example, in each of the Accused '474 Sensors, the slave serial interface (<i>e.g.</i>, SPI/I2C identified above) is responsive to a read temperature command (<i>e.g.</i>, the read temperature command directed to the TEMP_OUT register) issued by the master serial interface (<i>e.g.</i>, the SPI/I2C interface on the master/MCU and/or the host processor identified above) to return to the master serial interface a temperature value (<i>e.g.</i>, the temperature value in the TEMP_OUT register) associated with the microprocessor identified above.</p> <div data-bbox="579 634 1749 930" style="border: 1px solid black; padding: 10px;"> <p>2 Features and benefits</p> <ul style="list-style-type: none"> • $\pm 2/4/8/16$ g user-selectable, full-scale measurement ranges • 12-bit acceleration data • 8-bit temperature sensor data • Low noise: $280 \mu\text{g}/\sqrt{\text{Hz}}$ in high performance mode • Low power capability: <ul style="list-style-type: none"> – $\leq 1 \mu\text{A } I_{\text{DD}}$ for ODRs up to 6.25 Hz – $< 4 \mu\text{A } I_{\text{DD}}$ for ODRs up to 50 Hz </div> <p>FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 1.</p>



FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

13.2 TEMP_OUT register (address 01h)


Table 22. TEMP_OUT register (address 01h) bit allocation

Bit	7	6	5	4	3	2	1	0
Name	TEMP_OUT[7:0]							
Reset	—	—	—	—	—	—	—	—
Access	R	R	R	R	R	R	R	R

The **TEMP_OUT** register contains the 8-bit, 2's complement temperature value. When this register contains the value 00h, the measured temperature is 25 °C (typ). This register is updated on every ODR cycle.

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 3.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 289 1717 573" style="border: 1px solid black; padding: 10px;"> <p>10 I²C digital interface</p> <p>The registers embedded within FXLS8962AF may be accessed using an I²C interface when the INTF_SEL pin is tied to GND. If the V_{DD} supply is not present, the device will be in shutdown mode and any communications on the interface are ignored. When the device is on a common I²C-bus with other slave devices, the V_{DD} supply pin must be left unconnected (high-impedance) when the device supply is turned off to ensure that the internal ESD protection diodes do not become forward biased and prevent the bus from functioning normally (clamping).</p> </div> <p data-bbox="575 581 1906 613">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 16.</p> <div data-bbox="583 662 1717 1312" style="border: 1px solid black; padding: 10px;"> <p>10.1.2 I²C read/write operations</p> <p>10.1.2.1 Single byte read</p> <p>The master transmits a start condition (ST) to FXLS8962AF, followed by the slave address, with the R/W bit set to '0' for a write, and the FXLS8962AF sends an acknowledgement. Then the master transmits the address of the register to read and the FXLS8962AF sends an acknowledgement. The master transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to '1' for a read from the previously selected register. The FXLS8962AF then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data and then transmits a stop condition to end the data transfer.</p> <p>10.1.2.2 Multiple byte read</p> <p>When performing a multi-byte or <i>burst</i> read, FXLS8962AF automatically increments the register read address pointer after a read command is received. Therefore, after following the steps of a single-byte read, multiple bytes of data can be read from sequential register addresses after each FXLS8962AF acknowledgment (ACK) is received until a no acknowledge (NAK) is issued by the master followed by a stop condition (SP) signaling the end of the transfer.</p> </div> <p data-bbox="575 1320 1906 1385">FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-19.</p>



FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-20.

11.1 General SPI operation

The SPI_CS_B pin is driven low at the start of a transaction, held low for the duration of the transfer, and then driven high again after the transaction is completed. During a transaction, the master toggles the clock (SCLK). The SCLK polarity is defined as having an idle value that is low, and an active phase that is high (CPOL = 0). Serial input and output data is captured on the clock's rising edge and propagated on the falling edge (CPHA = 0). Single byte read and single byte write operations are completed in 24 SCLK cycles; multiple byte reads and writes are completed in additional multiples of 8 SCLK cycles per read or written byte. The first SCLK cycle latches the R/W (Read/Write) bit to select whether the desired operation is a read (R/W = 1) or a write (R/W = 0). The following seven SCLK cycles are used to latch the register read or write address.

Note: 4-wire SPI interface mode is the default out of POR or after a soft reset. The 3-wire interface mode may also be selected by setting SENS_CONFIG1[SPI_M] = 1.

'474 Patent Claim

Representative NXP Product(s)

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-20-21.

11.3 SPI read operations with 4-wire mode

A register read operation is initiated by transmitting a 1 for the R/W bit. Then, the 7-bit register read address, A[6:0] is encoded in the first byte. Following this first byte, a second byte of 0s or 1s (don't care condition) is transferred. After this transfer completes, the next 8 SCLK cycles (pulses 17 through 24) output the selected register content on the SPI MISO line in MSb first order. The following figure shows the bus protocol for a single byte read operation.




Figure 14. SPI single byte read protocol diagram (4-wire mode), R/W = 1

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-21-22.

'474 Patent Claim

Representative NXP Product(s)

Multiple-byte read operations are performed similarly to single-byte reads with additional bytes read out in multiples of eight SCLK cycles. The register read address is auto-incremented by FXLS8962AF so that every eighth clock edge will latch the address of the next sequential register read address. When the desired number of bytes has been read, a rising edge on SPI_CS_B terminates the transaction.




Figure 15. SPI multiple byte read protocol diagram (4-wire mode), RW = 1

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-22.

11.4 SPI read operations with 3-wire mode

FXLS8962AF can be configured to operate in 3-wire software enabled SPI mode. In this mode, the SPI MISO pin is left unconnected and the SPI MOSI pin becomes a bidirectional input/output pin (SPI DATA). Read operations in 3-wire mode are the same as write operations in 3- and 4-wire modes, except that at the end of the address cycle (falling edge of clock pulse 16), the SPI DATA pin automatically switches from an input to an output and with bit D7 as the current output state.

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-22.

'474 Patent Claim

Representative NXP Product(s)




Figure 16. SPI single byte read protocol diagram (3-wire mode)




Figure 17. SPI multiple byte read protocol diagram (3-wire mode)

FXLS8962AF, 3-Axis Low-g Accelerometer, Product data sheet (Rev. 5.3 — 10 December 2019) at 18-23.

14.3 Temperature register

14.3.1 TEMP register (address 0x51)

Eight-bit 2's complement sensor temperature value with 0.96 °C/LSB sensitivity. Temperature data is only valid between -40 °C and 125 °C. The temperature sensor output is only valid when M_CTRL_REG1[m_hms] > 0b00. Please note that the temperature sensor is uncalibrated and its output for a given temperature will vary from one device to the next.

Table 50. TEMP register (address 0x51) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	die_temperature[7:0]							
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 52.

10.1.2 I²C read/write operations

Single-byte read


The master (or MCU) transmits a start condition (ST) to the FXOS8700CQ, followed by the slave address, with the R/W bit set to "0" for a write, and the FXOS8700CQ sends an acknowledgement. Then the master (or MCU) transmits the address of the register to read and the FXOS8700CQ sends an acknowledgement. The master (or MCU) transmits a repeated start condition (SR), followed by the slave address with the R/W bit set to "1" for a read from the previously selected register. The FXOS8700CQ then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data, but transmits a stop condition to end the data transfer.

When performing a multi-byte or "burst" read, the FXOS8700CQ automatically increments the register address read pointer after a read command is received. Therefore, after following the steps of a single-byte read, multiple bytes of data can be read from sequential registers after each FXOS8700CQ acknowledgment (AK) is received until a no acknowledge (NAK) occurs from the master followed by a stop condition (SP) signaling an end of transmission.

'474 Patent Claim

Representative NXP Product(s)

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 15.



FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 16.

10.2.2 SPI read/write operations

A read operation is initiated by transmitting a 0 for the R/W bit. Then the 8-bit register address, ADDR[7:0] is encoded in the first and second serialized bytes. Subsequent bits are ignored by the part. The read data is deserialized from the MISO pin.

FXOS8700CQ, 6-axis sensor with integrated linear accelerometer and magnetometer, Data sheet: Technical data (Rev. 8 — 25 April 2017) at 18.

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="596 264 961 297">1 General description</p> <hr data-bbox="596 305 1755 308"/> <p data-bbox="831 332 1755 440">The FXPS7115D4 high-performance, high-precision barometric absolute pressure (BAP) sensor consists of a compact capacitive micro-electro-mechanical systems (MEMS) device coupled with a digital integrated circuit (IC) producing a fully calibrated digital output.</p> <p data-bbox="831 459 1724 651">The sensor is based on NXP's high-precision capacitive pressure cell technology. The architecture benefits from redundant pressure transducers as an expanded quality measure. This sensor delivers highly accurate pressure and temperature readings through either a serial peripheral interface (SPI) or an inter-integrated circuit (I²C) interface. The FXPS7115D4 uses either a 3.3 V or 5.0 V power supply. Furthermore, the sensor employs an on-demand digital self-test for the digital IC and the MEMS transducers.</p> <p data-bbox="579 678 1860 748">FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 1.</p>

7.3.4 Temperature sensor

7.3.4.1 Temperature sensor signal chain

The device includes a temperature sensor for signal compensation and user readability. [Figure 12](#) shows a simplified block diagram. Temperature sensor parameters are specified in [Table 104](#) and [Table 105](#).




Figure 12. Temperature sensor signal chain block diagram

7.3.4.2 Temperature sensor output scaling equation

[Equation 5](#) is used to convert temperature readings with the variables specified in [Table 8](#).

$$T_{DEGC} = \frac{T_{LSB} - T_{0LSB}}{T_{SENSE}} \tag{5}$$

where:

- T_{DEGC} = The temperature output in degrees C
- T_{LSB} = The temperature output in LSB
- T_{0LSB} = The expected temperature output in LSB at 0 °C
- T_{SENSE} = The expected temperature sensitivity in LSB/°C

Table 8. Temperature conversion variables

Data reading	T _{0LSB} (LSB)	T _{SENSE} (LSB/°C)
8-bit register read	68	1

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 12.

7.6 User-accessible data array

A user-accessible data array allows each device to be customized. The array consists of a one time programmable (OTP) factory-programmable block, an OTP user-programmable block, and read-only registers for data and device status. The OTP blocks incorporate independent data verification.

Table 33. User-accessible data — sensor specific information

Address	Register	Type ⁽¹⁾	Bit							
			7	6	5	4	3	2	1	0
General device information										
00h	COUNT	R	COUNT[7:0]							
01h	DEVSTAT	R	DSP_ERR	reserved	COMM_ERR	MEMTEMP_ERR	SUPPLY_ERR	TESTMODE	DEVRES	DEVINIT
02h	DEVSTAT1	R	VCCUV_ERR	reserved	VCCOV_ERR	reserved	INTREGA_ERR	INTREG_ERR	INTREGF_ERR	CONT_ERR
03h	DEVSTAT2	R	F_OTP_ERR	U_OTP_ERR	U_RW_ERR	U_W_ACTIVE	reserved	TEMP0_ERR	reserved	reserved
04h	DEVSTAT3	R	MISO_ERR	OSCTRAIN_ERR	reserved	reserved	reserved	reserved	reserved	reserved
05h	reserved	R	reserved							
06h to 0Dh	reserved	R	reserved							
0Eh	TEMPERATURE	R	TEMP[7:0]							
0Fh	reserved	R	reserved							

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 27.

7.4.6.2 Register read transfers

The device supports I²C register read data transfers. Register read data transfers are constructed as follows:

1. The master transmits a START condition.
2. The master transmits the 7-bit slave address.
3. The master transmits a '0' for the read/write bit to indicate a write operation.
4. The slave transmits an ACK.
5. The master transmits the register address to be read.
6. The slave transmits an ACK.
7. The master transmits a repeat START condition.
8. The master transmits the 7-bit slave address.
9. The master transmits a '1' for the read/write bit to indicate a read operation.
10. The slave transmits an ACK.
11. The slave transmits the data from the register addressed.
12. The master transmits a NACK.
13. The master transmits a STOP condition.



FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 16.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 248 1692 812" style="border: 1px solid black; padding: 5px;"> <p>7.5.3 Command summary</p> <p>7.5.3.1 Register read command</p> <p>The device supports a register read command. The register read command uses the upper 7 bits of the addresses defined in Section 7.6 "User-accessible data array" to address 8-bit registers in the register map.</p> <p>The response to a register read command is shown in Section 7.5.3.1.2 "Register read response message format". The response is transmitted on the next SPI message if and only if all of the following conditions are met:</p> <ul style="list-style-type: none"> • No SPI error is detected (see Section 7.5.5.3 "SPI error") • No MISO error is detected (see Section 7.5.5.4 "SPI data output verification error") <p>If these conditions are met, the device responds to the register read request as shown in Section 7.5.3.1.2 "Register read response message format". Otherwise, the device responds with the error response as defined in Section 7.5.5.2 "Detailed status field". The register read response includes the register contents at the rising edge of SS_B for the register read command.</p> </div> <p>FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 20.</p>

7.5.3.1.1 Register read command message format

Table 13. Register read command message format

MSB: bit 31; LSB: bit 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0											
Register access command																																										
Command C[3:0]				Fixed bits: must = 0h				Register address								Register data								8-bit CRC																		
1	1	0	0	0	0	0	0	RA[7:1]								RA[0]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CRC[7:0]							

Table 14. Register read command message bit field descriptions

Bit field	Definition
C[3:0]	Register read command = '1100'
RA[7:0]	RA[7:1] contains the word address of the register to be read.
CRC[7:0]	Read CRC Section

7.5.3.1.2 Register read response message format

Table 15. Register read response message format

MSB: bit 31; LSB: bit 0



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Register access command																															
Command C[0], [3:1]				Basic Status		Unused Data 0h		Register data: contents of RA[7:1] high byte								Register data: contents of RA[7:1] low byte								8-bit CRC							
0	1	1	0	ST[1:0]		0 0		RD[15:8]								RD[7:0]								CRC[7:0]							

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 20.

Table 16. Register read response message bit field descriptions


Bit field	Definition
C[0], [3:1]	Register Read Command = '0110'
ST[1:0]	Status
RD[15:8]	The contents of the register addressed by RA[7:1] high byte (RA[0] = 1)
RD[7:0]	The contents of the register addressed by RA[7:1] low byte (RA[0] = 0)
CRC[7:0]	8-bit CRC

FXPS7115D4, Digital absolute pressure sensor, 40 kPa to 115 kPa, Product data sheet (Rev. 4 — 17 July 2020) at 21.

'474 Patent Claim	Representative NXP Product(s)
<p>[1a.] A serial communication system comprising:</p>	<p>To the extent the preamble is limiting, the Accused '474 Wireless Microcontrollers include a “serial communication system” as recited in the '474 patent. Exemplary systems and serial interfaces are identified in the block diagrams below.</p> <p><i>See, e.g.,:</i></p>  <p>https://www.nxp.com/docs/en/data-sheet/K32W061.pdf <i>See also</i> https://www.avnet.com/shop/us/search/k32w041</p>  <p>OM15080-K32W (Development Board of K32W061/41) https://www.arrow.com/en/products/om15080-k32w/nxp-semiconductors?q=OM15080-K32W</p>

'474 Patent Claim

Representative NXP Product(s)




OM15080-K32W (Development Board of K32W061/41) (Mouser)

'474 Patent Claim

Representative NXP Product(s)

1.3 Block diagram



K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 6.


[1b.] an integrated circuit having a master serial interface; and

The Accused '474 Wireless Microcontrollers each includes an integrated circuit having a master serial interface.

For example, the Accused '474 Wireless Microcontrollers each includes an integrated circuit having a master serial interface (e.g., the I2C interface on the master/MCU and/or the host processor).


See, e.g.:

1.3 Block diagram



K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 6.

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="596 264 785 293">25.2 Features</p> <hr data-bbox="596 298 1625 302"/> <ul data-bbox="816 326 1625 922" style="list-style-type: none"> • <u>Independent Master, Slave, and Monitor functions.</u> • Bus speeds supported: <ul data-bbox="842 391 1625 570" style="list-style-type: none"> – Standard mode, up to 100 kbits/s. – Fast-mode, up to 400 kbits/s. – Fast-mode Plus, up to 1 Mbits/s (on pins PIO0_10 and PIO0_11 that include specific I²C support). – High speed mode, 3.4 Mbits/s as a Slave only (on pins PIO0_10 and PIO0_11 that include specific I²C support). • <u>Supports both Multi-master and Multi-master with Slave functions.</u> • <u>Multiple I²C slave addresses supported in hardware.</u> • <u>One slave address can be selectively qualified with a bit mask or an address range in order to respond to multiple I²C bus addresses.</u> • 10-bit addressing supported with software assist. • Supports System Management Bus (SMBus). • <u>Separate DMA requests for Master, Slave, and Monitor functions.</u> • No chip clocks are required in order to receive and compare an address as a Slave, so this event can wake up the device from deep-sleep mode. Additionally, I²C0 can optionally generate a wake-up from power down. • Automatic modes optionally allow less software overhead for some use cases. <p data-bbox="575 954 1583 984">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 170.</p>



K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 176.

25.4.2 I2C receive/transmit in slave mode

In this example, I2C1 is used as an I2C slave. The slave receives 8 bits from the master and then sends 8 bits to the master. The SCL and SDA functions must be enabled on suitable pins, see Table 48.

The pins should be configured as required for the I2C-bus mode.

The transmission of the address and data bits is controlled by the STAT[SLVPENDING] status bit. Whenever the status is Slave pending, the slave can acknowledge ("ack") or send or receive an address and data. The received data or the data to be sent to the master are available in the SLVDAT register. After sending and receiving data, continue to the next step of the transmission protocol by writing to the SLVCTL register.

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 173.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 246 1570 441" style="border: 1px solid black; padding: 5px;"> <p>25.4.2.1 Slave read from master</p> <p>This example uses polling to control the sequence and does not use interrupts. Configure the I²C as a slave with address x:</p> <ol style="list-style-type: none"> 1. Write the slave address x to the address 0 match register. 2. Set the CFG[SLVEN] bit to 1. </div> <p>K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 173.</p>
<p>[1c.] a processor having a slave serial interface coupled to the master serial interface through a clock signal line and a data signal line</p>	<p>The Accused '474 Wireless Microcontrollers each includes a processor having a slave serial interface coupled to the master serial interface through a clock signal line and a data signal line.</p> <p>For example, the Accused '474 Wireless Microcontrollers each includes a processor having a slave serial interface (<i>e.g.</i>, I2C) coupled to the master serial interface identified above through a clock signal line (<i>e.g.</i>, SCL) and a data signal line (<i>e.g.</i>, SDA).</p>

1.3 Block diagram





Fig 1. Chip block diagram
K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 6.

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="596 264 785 293">25.2 Features</p> <hr data-bbox="596 298 1625 302"/> <ul data-bbox="816 326 1625 922" style="list-style-type: none"> • <u>Independent Master, Slave, and Monitor functions.</u> • Bus speeds supported: <ul data-bbox="842 391 1625 570" style="list-style-type: none"> – Standard mode, up to 100 kbits/s. – Fast-mode, up to 400 kbits/s. – Fast-mode Plus, up to 1 Mbits/s (on pins PIO0_10 and PIO0_11 that include specific I²C support). – High speed mode, 3.4 Mbits/s as a Slave only (on pins PIO0_10 and PIO0_11 that include specific I²C support). • <u>Supports both Multi-master and Multi-master with Slave functions.</u> • <u>Multiple I²C slave addresses supported in hardware.</u> • <u>One slave address can be selectively qualified with a bit mask or an address range in order to respond to multiple I²C bus addresses.</u> • 10-bit addressing supported with software assist. • Supports System Management Bus (SMBus). • <u>Separate DMA requests for Master, Slave, and Monitor functions.</u> • No chip clocks are required in order to receive and compare an address as a Slave, so this event can wake up the device from deep-sleep mode. Additionally, I²C0 can optionally generate a wake-up from power down. • Automatic modes optionally allow less software overhead for some use cases. <p data-bbox="575 954 1583 984">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 170.</p>



K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 176.

Table 46. I2C-bus pin description

Function	Type	Pin name used in data sheet	Pin Description	Description
SCL	I/O	I2Cn_SCL		I2C serial clock
SDA	I/O	I2Cn_SDA		I2C serial data

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 170.

Table 47. I2C bus pin assignments

Pin	Possible Pin Assignment
I2C0_SCL	PIO0_10[1]
I2C0_SDA	PIO0_11[1]
I2C1_SCL	PIO0_6
I2C1_SDA	PIO0_7
I2C2_SCL	Internal connection
I2C2_SDA	Internal connection

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 171.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 289 1556 634" style="border: 1px solid black; padding: 5px;"> <p>25.4.2 I²C receive/transmit in slave mode</p> <p>In this example, I²C1 is used as an I²C slave. The slave receives 8 bits from the master and then sends 8 bits to the master. The SCL and SDA functions must be enabled on suitable pins, see Table 48.</p> <p>The pins should be configured as required for the I²C-bus mode.</p> <p>The transmission of the address and data bits is controlled by the STAT[SLVPENDING] status bit. Whenever the status is Slave pending, the slave can acknowledge ("ack") or send or receive an address and data. The received data or the data to be sent to the master are available in the SLVDAT register. After sending and receiving data, continue to the next step of the transmission protocol by writing to the SLVCTL register.</p> </div> <p data-bbox="575 641 1583 672">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 173.</p> <div data-bbox="583 724 1570 919" style="border: 1px solid black; padding: 5px;"> <p>25.4.2.1 Slave read from master</p> <p>This example uses polling to control the sequence and does not use interrupts. Configure the I²C as a slave with address x:</p> <ol style="list-style-type: none"> 1. Write the slave address x to the address 0 match register. 2. Set the CFG[SLVEN] bit to 1. </div> <p data-bbox="575 925 1583 956">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 173.</p>
<p data-bbox="184 1052 531 1377">[1d.] wherein the slave serial interface is responsive to a read temperature command issued by the master serial interface to return a temperature value associated with the processor.</p>	<p data-bbox="575 1052 1913 1157">In each of the Accused '474 Wireless Microcontrollers, the slave serial interface is responsive to a read temperature command issued by the master serial interface to return a temperature value associated with the processor.</p> <p data-bbox="575 1209 1913 1388">For example, in each of the Accused '474 Wireless Microcontrollers, the slave serial interface identified above is responsive to a read temperature command (<i>e.g.</i>, the read temperature command requesting the result derived from the temperature sensor measurement) issued by the identified master serial interface to return a temperature value (<i>e.g.</i>, the result derived from the temperature sensor measurement) associated with the processor.</p>

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 331 1682 967" style="border: 1px solid black; padding: 10px;"> <p>25.4.2.2 Slave write to master</p> <p>This example uses polling to control the sequence and does not use interrupts. Configure the I²C as a slave with address x:</p> <ol style="list-style-type: none"> 1. Write the slave address x to the address 0 match register. 2. Set the CFG[SLVEN] bit to 1. <p>Write data to the master:</p> <ol style="list-style-type: none"> 1. Wait for the pending status to be set (STAT[SLVPENDING] = 1) by polling the STAT register. Check the status register STAT[SLVSTATE] indicating ADDR. If not then an error has occurred. 2. ACK the address by setting SLVCTL[SLVCONTINUE] = 1 in the slave control register. 3. Wait for the pending status to be set (STAT[SLVPENDING] = 1) by polling the STAT register. Check the status register STAT[SLVSTATE] is indicating TX. If not then an error has occurred. 4. Write 8 bits of data to SLVDAT register. 5. Continue the transaction by setting SLVCTL[SLVCONTINUE] = 1 in the slave control register. </div> <p data-bbox="575 976 1583 1008">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 174.</p>

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="579 245 1661 769"> <p>27.2 Features</p> <hr/> <ul style="list-style-type: none"> • 12-bit successive approximation analog to digital converter. • Input multiplexing among up to 8 pins (6 external inputs, 1 temperature sensor and V_{BAT}). • A configurable conversion sequencer with configurable trigger • Optional automatic high/low threshold comparison and "zero crossing" detection. • 12-bit conversion rate of 190 kHz. Options for reduced resolution at higher conversion rates. • Burst conversion mode for single or multiple inputs. • Asynchronous operation. Asynchronous mode allows choosing ADC clock from FRO12M or XO32M. • <u>A temperature sensor is connected to ADC channel 7, see Chapter 28 "Temperature Sensor" for further details.</u> • Supply monitor is connected to ADC channel 6; this monitors V_{BAT}. </div> <p data-bbox="579 776 1583 808">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 198.</p> <div data-bbox="579 862 1677 1268"> <p><u>Configure the temperature sensor as follows:</u></p> <ul style="list-style-type: none"> • Select the temperature sensor as source for channel 7 of the ADC by writing the SEQ_CTRL[CHANNELS] bits to 0x80. In order to return ADC channel 7 to measuring its related device pin, write the SEQ_CTRL[CHANNELS] bits to 0x80. • The digital temperature reading is available after an analog-to-digital conversion of ADC channel 7. <p>Remark: To convert the ADC conversion result into a temperature reading, use the API provided. This uses device specific calibration data stored in the device to increase the accuracy of the temperature reading.</p> </div> <p data-bbox="579 1274 1583 1307">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 199.</p>

'474 Patent Claim

Representative NXP Product(s)

Table 58. ADC channels

ADC channel	Function	Device Pin
0	ADC0	PIO14
1	ADC1	PIO15
2	ADC2	PIO16
3	ADC3	PIO17
4	ADC4	PIO18
5	ADC5	PIO19
6	Supply monitor	Internal function
7	Temperature sensor	Internal function

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 200.

See also:

UM11323

Chapter 28: Temperature Sensor
Rev. 1.1 — June 2020 User manual

28.1 How to read this chapter

The temperature sensor is available on all K32W061/41 devices.

28.2 Features

- Linear temperature sensor.
- Sensor output internally connected to the ADC channel 7 for temperature monitoring

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 208.

28.3 Basic configuration

This section explains how the Temperature Sensor can be used. For a functional example see `lpc_adc_basic`.

- Enable the power to the temperature sensor by setting the `ASYNC_SYSCON_TEMPSENSORCTRL[ENABLE]` .
- Configure temperature sensor common mode output voltage setting `ASYNC_SYSCON_TEMPSENSORCTRL[CM] = 0x2` for proper default operation
- To monitor the temperature continually, select the temperature sensor as source for channel 7 of ADC0. See [Chapter 27](#). The digital temperature reading is available after an analog-to-digital conversion.
- The ADC reading must be converted into a temperature reading. To increase accuracy the sensor and ADC are calibrated during production, An API is provided to produce a temperature value; this performs the best configuration of the ADC for the purpose of the temperature sensor. The calibration data and other characteristics of the temperature and ADC are used to produce a high accuracy results.
- For highest accuracy, set ADCCLK mux source to be 32 MHz XTAL with a divider setting of 7, to give an ADCCLK of 4 MHz.
- The voltage range of operation of the ADC is set by `ADC_GPADC_CTRL0[TEST]`. In normal mode, the ADC can take an input voltage of 0 to 3.6 V, to V_{BAT} if this is lower. For the temperature sensor, the ADC must be configured in Unity Gain mode when the input voltage range is 0 to 0.9 V. Since the temperature sensor voltage output is within this range, the best accuracy is achieved. A consequence of this is that the temperature sensor can not be combined with the other ADC inputs as part of sequencer configuration. Also, safe practice is to set the mode back to normal mode after using the ADC with the temperature sensor.

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 208.

28.3.1 Perform a single ADC conversion with the temperature sensor as ADC input

As mentioned in the previous chapter, the API should be used when performing temperature measurements. As a simple example of obtaining a temperature measurement, the following steps can be performed. In this case, the accuracy is not as high as that using the API.

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 208.

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="625 261 1539 318">To perform a single ADC conversion for ADC0 channel 7 using the temperature sensor output:</p> <ol data-bbox="636 342 1560 695" style="list-style-type: none"> 1. Enable the temperature sensor output as input to ADC channel 7. 2. Configure the system clock and the ADC for operation. 3. Select the asynchronous mode in the ADC_CTRL register. 4. Select ADC channel 7 to perform the conversion by setting the ADC_SEQ_CTRL[CHANNELS] bits to 0x80. 5. Set the ADC_SEQ_CTRL[START] bit to 1. 6. Read the SEQ_GDAT[RESULT] bits for the conversion result. 7. The AHI software may be used to generate the temperature value. In fact, the example driver will perform this sequencing as well as making corrections due to the calibration data, and using averaging to give the best result. <p data-bbox="577 732 1581 760">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 209.</p>

17.1.3 ADC Conversion Sequence Control Register (SEQ_CTRL)


Offset

Register	Offset
SEQ_CTRL	8h

Function

This register controls triggering and channel selection for conversion sequence. Also specifies interrupt mode for sequence. All ADC conversions are controlled through this sequencer which can be used for a single conversion or sets of conversions on one or more channels.

Diagram



K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 440.

7-0	ADC Channels
CHANNELS	Select which one or more of the ADC channels will be sampled and converted when this sequence is launched. A 1 in any bit of this field will cause the corresponding channel to be included in the conversion sequence, where bit 0 corresponds to channel 0, bit 1 to channel 1 and so forth. Bit 6 is channel 6; the supply monitor. Bit 7 is channel 7; the temperature sensor. When this conversion sequence is triggered, either by a hardware trigger or via software command, ADC conversions will be performed on each enabled channel, in sequence, beginning with the lowest-ordered channel. Remark: This field can ONLY be changed while SEQ_ENA (bit 31) is LOW. It is allowed to change this field and set bit 31 in the same write.

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 443.

17.1.4 ADC Sequence Global Data Register (SEQ_GDAT)

Offset

Register	Offset
SEQ_GDAT	10h

Function

This register contains the result of the most recent ADC conversion completed under each conversion sequence. Results of ADC conversions can be read in one of two ways. One is to use this register to read data from the ADC at the end of each ADC conversion. The other is to read the individual ADC Channel Data (DATn) registers, typically after the entire sequence has completed. It is recommended to use one method consistently for a given conversion sequence.

This register is useful in conjunction with DMA operation - particularly when the channels selected for conversion are not sequential (hence the addresses of the individual result registers will not be sequential, making it difficult for the DMA engine to address them). For interrupt-driven code, it will more likely be advantageous to wait for an entire sequence to complete and then retrieve the results from the individual channel registers.

NOTE

The method to be employed for each sequence should be reflected in the SEQ_CTRL[MODE] bit since this will impact interrupt and overrun flag generation.

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 443.

15-4 RESULT	<p>ADC Conversion Result</p> <p>This field contains the 12-bit ADC conversion result from the most recent conversion performed under conversion sequence associated with this register. DATAVALID = 1 indicates that this result has not yet been read. If less than 12-bit resolution is used the ADC result occupies the upper MSBs and unused LSBs should be ignored.</p>
----------------	--

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 445.

17.1.5 ADC Channel a Data Register (DAT0 - DAT7)

Function

These registers hold the result of the last conversion completed for each ADC channel. They also include status bits to indicate when a conversion has been completed, when a data overrun has occurred, and where the most recent conversion fits relative to the range dictated by the high and low threshold registers.

Results of ADC conversion can be read in one of two ways. One is to use the SEQ_GDAT register for each of the sequences to read data from the ADC at the end of each ADC conversion. The other is to use these individual ADC Channel Data registers, typically after the entire sequence has completed. It is recommended to use one method consistently for a given conversion sequence.

NOTE

The method to be employed for each sequence should be reflected in the MODE bit in the SEQ_CTRL register since this will impact interrupt and overrun flag generation.

The information presented in the DAT registers always pertains to the most recent conversion completed on that channel regardless of what sequence requested the conversion or which trigger caused it.



The OVERRUN fields for each channel are also replicated in the FLAGS register.


K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 445-446.

15-4	ADC Conversion Result
RESULT	This field contains the 12-bit ADC conversion result from the most recent conversion performed under conversion sequence associated with this register. DATAVALID = 1 indicates that this result has not yet been read. If less than 12-bit resolution is used, the ADC result occupies the upper MSBs and unused LSBs should be ignored.

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 447.


See also:

'474 Patent Claim	Representative NXP Product(s)
	 <p>Fig 142. Communication between application / MAC SW and Radio SW driver</p> <p>K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 324.</p>
<p>[8a.]. A method for communicating over a point to point serial communication system having a clock signal line and a data signal line coupling a serial interface master and a serial interface slave, the method comprising:</p>	<p>To the extent the preamble is limiting, the Accused '474 Wireless Microcontrollers perform a method for communicating over a point to point serial communication system having a clock signal line and a data signal line coupling a serial interface master and a serial interface slave.</p> <p>For example, each of the Accused '474 Wireless Microcontrollers perform a method for communicating over a point to point serial communication system identified below having a clock signal line (<i>e.g.</i>, SCL) and a data signal line (<i>e.g.</i>, SDA) coupling a serial interface master (<i>e.g.</i>, the I2C interface on the master/MCU and/or the host processor) and a serial interface slave (<i>e.g.</i>, I2C).</p> <p>See, <i>e.g.</i>:</p>  <p>https://www.nxp.com/docs/en/data-sheet/K32W061.pdf See also https://www.avnet.com/shop/us/search/k32w041</p>

'474 Patent Claim	Representative NXP Product(s)
	 <p data-bbox="577 560 1795 633">OM15080-K32W (Development Board of K32W061/41) https://www.arrow.com/en/products/om15080-k32w/nxp-semiconductors?q=OM15080-K32W</p>


'474 Patent Claim

Representative NXP Product(s)




OM15080-K32W (Development Board of K32W061/41) (Mouser)

1.3 Block diagram



K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 6.

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="596 264 785 293">25.2 Features</p> <hr data-bbox="596 298 1625 302"/> <ul data-bbox="816 326 1625 922" style="list-style-type: none"> • <u>Independent Master, Slave, and Monitor functions.</u> • Bus speeds supported: <ul style="list-style-type: none"> – Standard mode, up to 100 kbits/s. – Fast-mode, up to 400 kbits/s. – Fast-mode Plus, up to 1 Mbits/s (on pins PIO0_10 and PIO0_11 that include specific I²C support). – High speed mode, 3.4 Mbits/s as a Slave only (on pins PIO0_10 and PIO0_11 that include specific I²C support). • <u>Supports both Multi-master and Multi-master with Slave functions.</u> • <u>Multiple I²C slave addresses supported in hardware.</u> • <u>One slave address can be selectively qualified with a bit mask or an address range in order to respond to multiple I²C bus addresses.</u> • 10-bit addressing supported with software assist. • Supports System Management Bus (SMBus). • <u>Separate DMA requests for Master, Slave, and Monitor functions.</u> • No chip clocks are required in order to receive and compare an address as a Slave, so this event can wake up the device from deep-sleep mode. Additionally, I²C0 can optionally generate a wake-up from power down. • Automatic modes optionally allow less software overhead for some use cases. <p data-bbox="575 954 1583 984">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 170.</p>



K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 176.

Table 46. I2C-bus pin description

Function	Type	Pin name used in data sheet	Pin Description	Description
SCL	I/O	I2Cn_SCL		I2C serial clock
SDA	I/O	I2Cn_SDA		I2C serial data

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 170.

Table 47. I2C bus pin assignments

Pin	Possible Pin Assignment
I2C0_SCL	PIO0_10[1]
I2C0_SDA	PIO0_11[1]
I2C1_SCL	PIO0_6
I2C1_SDA	PIO0_7
I2C2_SCL	Internal connection
I2C2_SDA	Internal connection

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 171.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 289 1558 633" style="border: 1px solid black; padding: 5px;"> <p>25.4.2 I²C receive/transmit in slave mode</p> <p>In this example, I²C1 is used as an I²C slave. The slave receives 8 bits from the master and then sends 8 bits to the master. The SCL and SDA functions must be enabled on suitable pins, see Table 48.</p> <p>The pins should be configured as required for the I²C-bus mode.</p> <p>The transmission of the address and data bits is controlled by the STAT[SLVPENDING] status bit. Whenever the status is Slave pending, the slave can acknowledge ("ack") or send or receive an address and data. The received data or the data to be sent to the master are available in the SLVDAT register. After sending and receiving data, continue to the next step of the transmission protocol by writing to the SLVCTL register.</p> </div> <p data-bbox="583 639 1583 672">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 173.</p> <div data-bbox="583 724 1570 919" style="border: 1px solid black; padding: 5px;"> <p>25.4.2.1 Slave read from master</p> <p>This example uses polling to control the sequence and does not use interrupts. Configure the I²C as a slave with address x:</p> <ol style="list-style-type: none"> 1. Write the slave address x to the address 0 match register. 2. Set the CFG[SLVEN] bit to 1. </div> <p data-bbox="583 925 1583 958">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 173.</p>
<p>[8b.] sending a read temperature command to the serial interface slave from the serial interface master using the clock signal line and the data signal line; and</p>	<p>The Accused '474 Wireless Microcontrollers performs a step of sending a read temperature command to the serial interface slave from the serial interface master using the clock signal line and the data signal line.</p> <p>For example, each of the Accused '474 Wireless Microcontrollers perform a step of sending a read temperature command (<i>e.g.</i>, the read temperature command requesting the result derived from the temperature sensor measurement) to the serial interface slave identified above from the serial interface master identified above using the clock signal line identified above and the data signal line identified above.</p>

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 293 1682 930" style="border: 1px solid black; padding: 10px;"> <p>25.4.2.2 Slave write to master</p> <p>This example uses polling to control the sequence and does not use interrupts. Configure the I²C as a slave with address x:</p> <ol style="list-style-type: none"> 1. Write the slave address x to the address 0 match register. 2. Set the CFG[SLVEN] bit to 1. <p>Write data to the master:</p> <ol style="list-style-type: none"> 1. Wait for the pending status to be set (STAT[SLVPENDING] = 1) by polling the STAT register. Check the status register STAT[SLVSTATE] indicating ADDR. If not then an error has occurred. 2. ACK the address by setting SLVCTL[SLVCONTINUE] = 1 in the slave control register. 3. Wait for the pending status to be set (STAT[SLVPENDING] = 1) by polling the STAT register. Check the status register STAT[SLVSTATE] is indicating TX. If not then an error has occurred. 4. Write 8 bits of data to SLVDAT register. 5. Continue the transaction by setting SLVCTL[SLVCONTINUE] = 1 in the slave control register. </div> <p data-bbox="575 938 1583 971">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 174.</p>

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 248 1661 768" style="border: 1px solid black; padding: 10px;"> <p>27.2 Features</p> <hr/> <ul style="list-style-type: none"> • 12-bit successive approximation analog to digital converter. • Input multiplexing among up to 8 pins (6 external inputs, 1 temperature sensor and V_{BAT}). • A configurable conversion sequencer with configurable trigger • Optional automatic high/low threshold comparison and "zero crossing" detection. • 12-bit conversion rate of 190 kHz. Options for reduced resolution at higher conversion rates. • Burst conversion mode for single or multiple inputs. • Asynchronous operation. Asynchronous mode allows choosing ADC clock from FRO12M or XO32M. • <u>A temperature sensor is connected to ADC channel 7, see Chapter 28 "Temperature Sensor" for further details.</u> • Supply monitor is connected to ADC channel 6; this monitors V_{BAT}. </div> <p data-bbox="583 776 1583 808">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 198.</p> <div data-bbox="583 862 1677 1268" style="border: 1px solid black; padding: 10px; margin-top: 20px;"> <p><u>Configure the temperature sensor as follows:</u></p> <ul style="list-style-type: none"> • Select the temperature sensor as source for channel 7 of the ADC by writing the SEQ_CTRL[CHANNELS] bits to 0x80. In order to return ADC channel 7 to measuring its related device pin, write the SEQ_CTRL[CHANNELS] bits to 0x80. • The digital temperature reading is available after an analog-to-digital conversion of ADC channel 7. <p>Remark: To convert the ADC conversion result into a temperature reading, use the API provided. This uses device specific calibration data stored in the device to increase the accuracy of the temperature reading.</p> </div> <p data-bbox="583 1276 1583 1308">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 199.</p>

'474 Patent Claim

Representative NXP Product(s)

Table 58. ADC channels

ADC channel	Function	Device Pin
0	ADC0	PIO14
1	ADC1	PIO15
2	ADC2	PIO16
3	ADC3	PIO17
4	ADC4	PIO18
5	ADC5	PIO19
6	Supply monitor	Internal function
7	Temperature sensor	Internal function

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 200.

See also:

UM11323

Chapter 28: Temperature Sensor
Rev. 1.1 — June 2020 User manual

28.1 How to read this chapter

The temperature sensor is available on all K32W061/41 devices.

28.2 Features

- Linear temperature sensor.
- Sensor output internally connected to the ADC channel 7 for temperature monitoring

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 208.

'474 Patent Claim

Representative NXP Product(s)

28.3 Basic configuration

This section explains how the Temperature Sensor can be used. For a functional example see `lpc_adc_basic`.

- Enable the power to the temperature sensor by setting the `ASYNC_SYSCON_TEMPSENSORCTRL[ENABLE]`.
- Configure temperature sensor common mode output voltage setting `ASYNC_SYSCON_TEMPSENSORCTRL[CM] = 0x2` for proper default operation
- To monitor the temperature continually, select the temperature sensor as source for channel 7 of ADC0. See [Chapter 27](#). The digital temperature reading is available after an analog-to-digital conversion.
- The ADC reading must be converted into a temperature reading. To increase accuracy the sensor and ADC are calibrated during production, An API is provided to produce a temperature value; this performs the best configuration of the ADC for the purpose of the temperature sensor. The calibration data and other characteristics of the temperature and ADC are used to produce a high accuracy results.
- For highest accuracy, set ADCCLK mux source to be 32 MHz XTAL with a divider setting of 7, to give an ADCCLK of 4 MHz.
- The voltage range of operation of the ADC is set by `ADC_GPADC_CTRL0[TEST]`. In normal mode, the ADC can take an input voltage of 0 to 3.6 V, to V_{BAT} if this is lower. For the temperature sensor, the ADC must be configured in Unity Gain mode when the input voltage range is 0 to 0.9 V. Since the temperature sensor voltage output is within this range, the best accuracy is achieved. A consequence of this is that the temperature sensor can not be combined with the other ADC inputs as part of sequencer configuration. Also, safe practice is to set the mode back to normal mode after using the ADC with the temperature sensor.

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 208.

28.3.1 Perform a single ADC conversion with the temperature sensor as ADC input

As mentioned in the previous chapter, the API should be used when performing temperature measurements. As a simple example of obtaining a temperature measurement, the following steps can be performed. In this case, the accuracy is not as high as that using the API.

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 208.

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="625 261 1541 318">To perform a single ADC conversion for ADC0 channel 7 using the temperature sensor output:</p> <ol data-bbox="636 342 1562 695" style="list-style-type: none"> 1. Enable the temperature sensor output as input to ADC channel 7. 2. Configure the system clock and the ADC for operation. 3. Select the asynchronous mode in the ADC_CTRL register. 4. Select ADC channel 7 to perform the conversion by setting the ADC_SEQ_CTRL[CHANNELS] bits to 0x80. 5. Set the ADC_SEQ_CTRL[START] bit to 1. 6. Read the SEQ_GDAT[RESULT] bits for the conversion result. 7. The AHI software may be used to generate the temperature value. In fact, the example driver will perform this sequencing as well as making corrections due to the calibration data, and using averaging to give the best result. <p data-bbox="577 732 1583 760">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 209.</p>

17.1.3 ADC Conversion Sequence Control Register (SEQ_CTRL)


Offset

Register	Offset
SEQ_CTRL	8h

Function

This register controls triggering and channel selection for conversion sequence. Also specifies interrupt mode for sequence. All ADC conversions are controlled through this sequencer which can be used for a single conversion or sets of conversions on one or more channels.

Diagram



K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 440.

7-0	ADC Channels
CHANNELS	Select which one or more of the ADC channels will be sampled and converted when this sequence is launched. A 1 in any bit of this field will cause the corresponding channel to be included in the conversion sequence, where bit 0 corresponds to channel 0, bit 1 to channel 1 and so forth. Bit 6 is channel 6; the supply monitor. Bit 7 is channel 7; the temperature sensor. When this conversion sequence is triggered, either by a hardware trigger or via software command, ADC conversions will be performed on each enabled channel, in sequence, beginning with the lowest-ordered channel. Remark: This field can ONLY be changed while SEQ_ENA (bit 31) is LOW. It is allowed to change this field and set bit 31 in the same write.

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 443.

17.1.4 ADC Sequence Global Data Register (SEQ_GDAT)

Offset

Register	Offset
SEQ_GDAT	10h

Function

This register contains the result of the most recent ADC conversion completed under each conversion sequence. Results of ADC conversions can be read in one of two ways. One is to use this register to read data from the ADC at the end of each ADC conversion. The other is to read the individual ADC Channel Data (DATn) registers, typically after the entire sequence has completed. It is recommended to use one method consistently for a given conversion sequence.

This register is useful in conjunction with DMA operation - particularly when the channels selected for conversion are not sequential (hence the addresses of the individual result registers will not be sequential, making it difficult for the DMA engine to address them). For interrupt-driven code, it will more likely be advantageous to wait for an entire sequence to complete and then retrieve the results from the individual channel registers.

NOTE

The method to be employed for each sequence should be reflected in the SEQ_CTRL[MODE] bit since this will impact interrupt and overrun flag generation.

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 443.

15-4 RESULT	<p>ADC Conversion Result</p> <p>This field contains the 12-bit ADC conversion result from the most recent conversion performed under conversion sequence associated with this register. DATAVALID = 1 indicates that this result has not yet been read. If less than 12-bit resolution is used the ADC result occupies the upper MSBs and unused LSBs should be ignored.</p>
----------------	--

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 445.

17.1.5 ADC Channel a Data Register (DAT0 - DAT7)

Function

These registers hold the result of the last conversion completed for each ADC channel. They also include status bits to indicate when a conversion has been completed, when a data overrun has occurred, and where the most recent conversion fits relative to the range dictated by the high and low threshold registers.

Results of ADC conversion can be read in one of two ways. One is to use the SEQ_GDAT register for each of the sequences to read data from the ADC at the end of each ADC conversion. The other is to use these individual ADC Channel Data registers, typically after the entire sequence has completed. It is recommended to use one method consistently for a given conversion sequence.

NOTE

The method to be employed for each sequence should be reflected in the MODE bit in the SEQ_CTRL register since this will impact interrupt and overrun flag generation.

The information presented in the DAT registers always pertains to the most recent conversion completed on that channel regardless of what sequence requested the conversion or which trigger caused it.

The OVERRUN fields for each channel are also replicated in the FLAGS register.

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 445-446.

15-4	ADC Conversion Result
RESULT	This field contains the 12-bit ADC conversion result from the most recent conversion performed under conversion sequence associated with this register. DATAVALID = 1 indicates that this result has not yet been read. If less than 12-bit resolution is used, the ADC result occupies the upper MSBs and unused LSBs should be ignored.

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 447.

See also:

'474 Patent Claim	Representative NXP Product(s)
	<p>The diagram illustrates the interaction between an application, MAC software, and a radio driver. The 'Radio driver' block contains several functions: 'Temperature update', 'Initial calibration', 'Re-calibration needed?', and 'Re-calibration'. The 'Application' sends a temperature update to the radio driver via the 'vRadio_Temp_Update() API'. The 'Temperature read API' provides a temperature value T_c to the 'Initial calibration' function. The 'MAC software' sends a 'Not busy' signal to the 'Re-calibration needed?' function. The 'Re-calibration needed?' function triggers the 'Re-calibration' function. The 'Radio driver' also contains a register 'AOREG1 always on register' with variables T_{cal}, T_c, and 'Cal-flag'. A legend indicates that yellow boxes represent 'Function' and grey boxes represent 'Variable'.</p> <p>Fig 142. Communication between application / MAC SW and Radio SW driver</p> <p>K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 324.</p>
<p>[8c.] in response to the read temperature command, the serial interface slave supplying over the data signal line a temperature value associated with a processor on an integrated circuit containing the serial interface slave.</p>	<p>The Accused '474 Wireless Microcontrollers performs a step of in response to the read temperature command, the serial interface slave supplying over the data signal line a temperature value associated with a processor on an integrated circuit containing the serial interface slave.</p> <p>For example, each of the Accused '474 Wireless Microcontrollers perform a step of in response to the read temperature command, the serial interface slave (e.g., the serial interface slave identified above in [8b.]) supplying over the data signal line (e.g., the data signal identified above in [8b.]) a temperature value associated with a processor on an integrated circuit containing the serial interface slave (e.g., the result derived from the temperature sensor measurement).</p>

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="598 261 982 289">25.4.2.2 Slave write to master</p> <p data-bbox="718 306 1656 360">This example uses polling to control the sequence and does not use interrupts. Configure the I²C as a slave with address x:</p> <ol data-bbox="730 388 1369 451" style="list-style-type: none"> <li data-bbox="730 388 1369 415">1. Write the slave address x to the address 0 match register. <li data-bbox="730 423 1073 451">2. Set the CFG[SLVEN] bit to 1. <p data-bbox="718 479 982 506">Write data to the master:</p> <ol data-bbox="730 534 1656 862" style="list-style-type: none"> <li data-bbox="730 534 1656 613">1. Wait for the pending status to be set (STAT[SLVPENDING] = 1) by polling the STAT register. Check the status register STAT[SLVSTATE] indicating ADDR. If not then an error has occurred. <li data-bbox="730 630 1656 657">2. ACK the address by setting SLVCTL[SLVCONTINUE] = 1 in the slave control register. <li data-bbox="730 665 1656 745">3. Wait for the pending status to be set (STAT[SLVPENDING] = 1) by polling the STAT register. Check the status register STAT[SLVSTATE] is indicating TX. If not then an error has occurred. <li data-bbox="730 761 1178 789">4. Write 8 bits of data to SLVDAT register. <li data-bbox="730 805 1656 862">5. Continue the transaction by setting SLVCTL[SLVCONTINUE] = 1 in the slave control register. <p data-bbox="577 894 1583 922">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 174.</p>

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="579 248 1661 768" style="border: 1px solid black; padding: 10px;"> <p>27.2 Features</p> <hr/> <ul style="list-style-type: none"> • 12-bit successive approximation analog to digital converter. • Input multiplexing among up to 8 pins (6 external inputs, 1 temperature sensor and V_{BAT}). • A configurable conversion sequencer with configurable trigger • Optional automatic high/low threshold comparison and "zero crossing" detection. • 12-bit conversion rate of 190 kHz. Options for reduced resolution at higher conversion rates. • Burst conversion mode for single or multiple inputs. • Asynchronous operation. Asynchronous mode allows choosing ADC clock from FRO12M or XO32M. • <u>A temperature sensor is connected to ADC channel 7, see Chapter 28 "Temperature Sensor" for further details.</u> • Supply monitor is connected to ADC channel 6; this monitors V_{BAT}. </div> <p data-bbox="579 776 1583 808">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 198.</p> <div data-bbox="579 862 1677 1268" style="border: 1px solid black; padding: 10px; margin-top: 20px;"> <p><u>Configure the temperature sensor as follows:</u></p> <ul style="list-style-type: none"> • Select the temperature sensor as source for channel 7 of the ADC by writing the SEQ_CTRL[CHANNELS] bits to 0x80. In order to return ADC channel 7 to measuring its related device pin, write the SEQ_CTRL[CHANNELS] bits to 0x80. • The digital temperature reading is available after an analog-to-digital conversion of ADC channel 7. <p>Remark: To convert the ADC conversion result into a temperature reading, use the API provided. This uses device specific calibration data stored in the device to increase the accuracy of the temperature reading.</p> </div> <p data-bbox="579 1276 1583 1308">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 199.</p>

'474 Patent Claim

Representative NXP Product(s)

Table 58. ADC channels

ADC channel	Function	Device Pin
0	ADC0	PIO14
1	ADC1	PIO15
2	ADC2	PIO16
3	ADC3	PIO17
4	ADC4	PIO18
5	ADC5	PIO19
6	Supply monitor	Internal function
7	Temperature sensor	Internal function

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 200.

See also:

UM11323
Chapter 28: Temperature Sensor
Rev. 1.1 — June 2020 User manual

28.1 How to read this chapter

The temperature sensor is available on all K32W061/41 devices.

28.2 Features

- Linear temperature sensor.
- Sensor output internally connected to the ADC channel 7 for temperature monitoring

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 208.

'474 Patent Claim

Representative NXP Product(s)

28.3 Basic configuration

This section explains how the Temperature Sensor can be used. For a functional example see `lpc_adc_basic`.

- Enable the power to the temperature sensor by setting the `ASYNC_SYSCON_TEMPSENSORCTRL[ENABLE]`.
- Configure temperature sensor common mode output voltage setting `ASYNC_SYSCON_TEMPSENSORCTRL[CM] = 0x2` for proper default operation
- To monitor the temperature continually, select the temperature sensor as source for channel 7 of ADC0. See [Chapter 27](#). The digital temperature reading is available after an analog-to-digital conversion.
- The ADC reading must be converted into a temperature reading. To increase accuracy the sensor and ADC are calibrated during production, An API is provided to produce a temperature value; this performs the best configuration of the ADC for the purpose of the temperature sensor. The calibration data and other characteristics of the temperature and ADC are used to produce a high accuracy results.
- For highest accuracy, set ADCCLK mux source to be 32 MHz XTAL with a divider setting of 7, to give an ADCCLK of 4 MHz.
- The voltage range of operation of the ADC is set by `ADC_GPADC_CTRL0[TEST]`. In normal mode, the ADC can take an input voltage of 0 to 3.6 V, to V_{BAT} if this is lower. For the temperature sensor, the ADC must be configured in Unity Gain mode when the input voltage range is 0 to 0.9 V. Since the temperature sensor voltage output is within this range, the best accuracy is achieved. A consequence of this is that the temperature sensor can not be combined with the other ADC inputs as part of sequencer configuration. Also, safe practice is to set the mode back to normal mode after using the ADC with the temperature sensor.

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 208.

28.3.1 Perform a single ADC conversion with the temperature sensor as ADC input

As mentioned in the previous chapter, the API should be used when performing temperature measurements. As a simple example of obtaining a temperature measurement, the following steps can be performed. In this case, the accuracy is not as high as that using the API.

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 208.

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="625 261 1539 318">To perform a single ADC conversion for ADC0 channel 7 using the temperature sensor output:</p> <ol data-bbox="636 342 1560 695" style="list-style-type: none"> 1. Enable the temperature sensor output as input to ADC channel 7. 2. Configure the system clock and the ADC for operation. 3. Select the asynchronous mode in the ADC_CTRL register. 4. Select ADC channel 7 to perform the conversion by setting the ADC_SEQ_CTRL[CHANNELS] bits to 0x80. 5. Set the ADC_SEQ_CTRL[START] bit to 1. 6. Read the SEQ_GDAT[RESULT] bits for the conversion result. 7. The AHI software may be used to generate the temperature value. In fact, the example driver will perform this sequencing as well as making corrections due to the calibration data, and using averaging to give the best result. <p data-bbox="577 732 1581 760">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 209.</p>

17.1.3 ADC Conversion Sequence Control Register (SEQ_CTRL)


Offset

Register	Offset
SEQ_CTRL	8h

Function

This register controls triggering and channel selection for conversion sequence. Also specifies interrupt mode for sequence. All ADC conversions are controlled through this sequencer which can be used for a single conversion or sets of conversions on one or more channels.

Diagram



K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 440.

7-0	ADC Channels
CHANNELS	Select which one or more of the ADC channels will be sampled and converted when this sequence is launched. A 1 in any bit of this field will cause the corresponding channel to be included in the conversion sequence, where bit 0 corresponds to channel 0, bit 1 to channel 1 and so forth. Bit 6 is channel 6; the supply monitor. Bit 7 is channel 7; the temperature sensor. When this conversion sequence is triggered, either by a hardware trigger or via software command, ADC conversions will be performed on each enabled channel, in sequence, beginning with the lowest-ordered channel. Remark: This field can ONLY be changed while SEQ_ENA (bit 31) is LOW. It is allowed to change this field and set bit 31 in the same write.

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 443.

17.1.4 ADC Sequence Global Data Register (SEQ_GDAT)

Offset

Register	Offset
SEQ_GDAT	10h

Function

This register contains the result of the most recent ADC conversion completed under each conversion sequence. Results of ADC conversions can be read in one of two ways. One is to use this register to read data from the ADC at the end of each ADC conversion. The other is to read the individual ADC Channel Data (DATn) registers, typically after the entire sequence has completed. It is recommended to use one method consistently for a given conversion sequence.

This register is useful in conjunction with DMA operation - particularly when the channels selected for conversion are not sequential (hence the addresses of the individual result registers will not be sequential, making it difficult for the DMA engine to address them). For interrupt-driven code, it will more likely be advantageous to wait for an entire sequence to complete and then retrieve the results from the individual channel registers.

NOTE

The method to be employed for each sequence should be reflected in the SEQ_CTRL[MODE] bit since this will impact interrupt and overrun flag generation.

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 443.

15-4 RESULT	<p>ADC Conversion Result</p> <p>This field contains the 12-bit ADC conversion result from the most recent conversion performed under conversion sequence associated with this register. DATAVALID = 1 indicates that this result has not yet been read. If less than 12-bit resolution is used the ADC result occupies the upper MSBs and unused LSBs should be ignored.</p>
----------------	--

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 445.

17.1.5 ADC Channel a Data Register (DAT0 - DAT7)

Function

These registers hold the result of the last conversion completed for each ADC channel. They also include status bits to indicate when a conversion has been completed, when a data overrun has occurred, and where the most recent conversion fits relative to the range dictated by the high and low threshold registers.

Results of ADC conversion can be read in one of two ways. One is to use the SEQ_GDAT register for each of the sequences to read data from the ADC at the end of each ADC conversion. The other is to use these individual ADC Channel Data registers, typically after the entire sequence has completed. It is recommended to use one method consistently for a given conversion sequence.

NOTE

The method to be employed for each sequence should be reflected in the MODE bit in the SEQ_CTRL register since this will impact interrupt and overrun flag generation.

The information presented in the DAT registers always pertains to the most recent conversion completed on that channel regardless of what sequence requested the conversion or which trigger caused it.



The OVERRUN fields for each channel are also replicated in the FLAGS register.


K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 445-446.

15-4	ADC Conversion Result
RESULT	This field contains the 12-bit ADC conversion result from the most recent conversion performed under conversion sequence associated with this register. DATAVALID = 1 indicates that this result has not yet been read. If less than 12-bit resolution is used, the ADC result occupies the upper MSBs and unused LSBs should be ignored.

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 447.


See also:

'474 Patent Claim	Representative NXP Product(s)
	 <p data-bbox="617 578 1283 597">Fig 142. Communication between application / MAC SW and Radio SW driver</p> <p data-bbox="575 630 1583 659">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 324.</p>
<p data-bbox="191 711 485 813">[14a.] A serial communication system comprising:</p>	<p data-bbox="575 704 1856 807">To the extent the preamble is limiting, the Accused '474 Wireless Microcontrollers include a “serial communication system” as recited in the '474 patent. Exemplary systems and serial interfaces are identified in the block diagrams below.</p> <p data-bbox="575 818 695 847"><i>See, e.g.:</i></p>  <p data-bbox="575 1125 1297 1154">https://www.nxp.com/docs/en/data-sheet/K32W061.pdf</p> <p data-bbox="575 1166 1310 1195"><i>See also</i> https://www.avnet.com/shop/us/search/k32w041</p>

'474 Patent Claim	Representative NXP Product(s)
	 <p data-bbox="577 560 1795 633">OM15080-K32W (Development Board of K32W061/41) https://www.arrow.com/en/products/om15080-k32w/nxp-semiconductors?q=OM15080-K32W</p>

'474 Patent Claim

Representative NXP Product(s)




OM15080-K32W (Development Board of K32W061/41) (Mouser)

'474 Patent Claim

Representative NXP Product(s)

1.3 Block diagram



K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 6.

[14b.] a microprocessor having

The Accused '474 Wireless Microcontrollers each includes a microprocessor.


For example, the Accused '474 Wireless Microcontrollers each constitutes a microprocessor because, among others, they include the processing logics identified below.

See, e.g.:

'474 Patent Claim

Representative NXP Product(s)

1.3 Block diagram



K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 6.

[14c.] a slave serial interface for coupling to a master serial interface through a clock signal line output terminal and a data signal line output terminal

In each of the Accused '474 Wireless Microcontrollers, the microprocessor has a slave serial interface for coupling to a master serial interface through a clock signal line output terminal and a data signal line output terminal.

For example, each of the Accused '474 Wireless Microcontrollers has a slave serial interface (e.g., I2C) for coupling to a master serial interface (e.g., the I2C interface on the master/MCU and/or the host processor) through a clock signal line output terminal (e.g., SCL) and a data signal line output terminal

(e.g., SDA)).

1.3 Block diagram





Fig 1. Chip block diagram

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 6.

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="596 264 785 293">25.2 Features</p> <hr data-bbox="596 298 1625 302"/> <ul data-bbox="816 326 1625 922" style="list-style-type: none"> • <u>Independent Master, Slave, and Monitor functions.</u> • Bus speeds supported: <ul style="list-style-type: none"> – Standard mode, up to 100 kbits/s. – Fast-mode, up to 400 kbits/s. – Fast-mode Plus, up to 1 Mbits/s (on pins PIO0_10 and PIO0_11 that include specific I²C support). – High speed mode, 3.4 Mbits/s as a Slave only (on pins PIO0_10 and PIO0_11 that include specific I²C support). • <u>Supports both Multi-master and Multi-master with Slave functions.</u> • <u>Multiple I²C slave addresses supported in hardware.</u> • <u>One slave address can be selectively qualified with a bit mask or an address range in order to respond to multiple I²C bus addresses.</u> • 10-bit addressing supported with software assist. • Supports System Management Bus (SMBus). • <u>Separate DMA requests for Master, Slave, and Monitor functions.</u> • No chip clocks are required in order to receive and compare an address as a Slave, so this event can wake up the device from deep-sleep mode. Additionally, I²C0 can optionally generate a wake-up from power down. • Automatic modes optionally allow less software overhead for some use cases. <p data-bbox="575 954 1583 984">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 170.</p>



K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 176.

Table 46. I2C-bus pin description

Function	Type	Pin name used in data sheet	Pin Description	Description
SCL	I/O	I2Cn_SCL		I2C serial clock
SDA	I/O	I2Cn_SDA		I2C serial data

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 170.

Table 47. I2C bus pin assignments

Pin	Possible Pin Assignment
I2C0_SCL	PIO0_10[1]
I2C0_SDA	PIO0_11[1]
I2C1_SCL	PIO0_6
I2C1_SDA	PIO0_7
I2C2_SCL	Internal connection
I2C2_SDA	Internal connection

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 171.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 289 1556 631" style="border: 1px solid black; padding: 5px;"> <p>25.4.2 I²C receive/transmit in slave mode</p> <p>In this example, I²C1 is used as an I²C slave. The slave receives 8 bits from the master and then sends 8 bits to the master. The SCL and SDA functions must be enabled on suitable pins, see Table 48.</p> <p>The pins should be configured as required for the I²C-bus mode.</p> <p>The transmission of the address and data bits is controlled by the STAT[SLVPENDING] status bit. Whenever the status is Slave pending, the slave can acknowledge ("ack") or send or receive an address and data. The received data or the data to be sent to the master are available in the SLVDAT register. After sending and receiving data, continue to the next step of the transmission protocol by writing to the SLVCTL register.</p> </div> <p data-bbox="575 641 1583 672">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 173.</p> <div data-bbox="583 724 1570 917" style="border: 1px solid black; padding: 5px;"> <p>25.4.2.1 Slave read from master</p> <p>This example uses polling to control the sequence and does not use interrupts. Configure the I²C as a slave with address x:</p> <ol style="list-style-type: none"> 1. Write the slave address x to the address 0 match register. 2. Set the CFG[SLVEN] bit to 1. </div> <p data-bbox="575 927 1583 958">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 173.</p>
<p>[14d.] wherein the slave serial interface is responsive to a read temperature command issued by the master serial interface to return to the master serial interface a temperature value associated with the microprocessor.</p>	<p>In each of the Accused '474 Wireless Microcontrollers, the slave serial interface is responsive to a read temperature command issued by the master serial interface to return to the master serial interface a temperature value associated with the microprocessor.</p> <p>For example, in each of the Accused '474 Wireless Microcontrollers, the slave serial interface (<i>e.g.</i>, I2C identified above) is responsive to a read temperature command (<i>e.g.</i>, the read temperature command requesting the result derived from the temperature sensor measurement) issued by the master serial interface (<i>e.g.</i>, the I2C interface on the master/MCU and/or the host processor identified above) to return to the master serial interface a temperature value (<i>e.g.</i>, the result derived from the temperature</p>

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="575 248 1524 277">sensor measurement) associated with the microprocessor identified above.</p> <div data-bbox="579 329 1682 967" style="border: 1px solid black; padding: 10px;"> <p data-bbox="596 345 984 375">25.4.2.2 Slave write to master</p> <p data-bbox="716 389 1656 444">This example uses polling to control the sequence and does not use interrupts. Configure the I²C as a slave with address x:</p> <ol data-bbox="728 472 1369 535" style="list-style-type: none"> <li data-bbox="728 472 1369 500">1. Write the slave address x to the address 0 match register. <li data-bbox="728 508 1073 535">2. Set the CFG[SLVEN] bit to 1. <p data-bbox="716 561 982 586">Write data to the master:</p> <ol data-bbox="728 613 1656 946" style="list-style-type: none"> <li data-bbox="728 613 1656 699">1. Wait for the pending status to be set (STAT[SLVPENDING] = 1) by polling the STAT register. Check the status register STAT[SLVSTATE] indicating ADDR. If not then an error has occurred. <li data-bbox="728 711 1656 738">2. ACK the address by setting SLVCTL[SLVCONTINUE] = 1 in the slave control register. <li data-bbox="728 750 1656 836">3. Wait for the pending status to be set (STAT[SLVPENDING] = 1) by polling the STAT register. Check the status register STAT[SLVSTATE] is indicating TX. If not then an error has occurred. <li data-bbox="728 847 1178 875">4. Write 8 bits of data to SLVDAT register. <li data-bbox="728 886 1656 946">5. Continue the transaction by setting SLVCTL[SLVCONTINUE] = 1 in the slave control register. </div> <p data-bbox="575 976 1583 1008">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 174.</p>

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="579 248 1661 768" style="border: 1px solid black; padding: 10px;"> <p>27.2 Features</p> <hr/> <ul style="list-style-type: none"> • 12-bit successive approximation analog to digital converter. • Input multiplexing among up to 8 pins (6 external inputs, 1 temperature sensor and V_{BAT}). • A configurable conversion sequencer with configurable trigger • Optional automatic high/low threshold comparison and "zero crossing" detection. • 12-bit conversion rate of 190 kHz. Options for reduced resolution at higher conversion rates. • Burst conversion mode for single or multiple inputs. • Asynchronous operation. Asynchronous mode allows choosing ADC clock from FRO12M or XO32M. • <u>A temperature sensor is connected to ADC channel 7, see Chapter 28 "Temperature Sensor" for further details.</u> • Supply monitor is connected to ADC channel 6; this monitors V_{BAT}. </div> <p data-bbox="579 776 1583 808">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 198.</p> <div data-bbox="579 862 1677 1268" style="border: 1px solid black; padding: 10px; margin-top: 20px;"> <p><u>Configure the temperature sensor as follows:</u></p> <ul style="list-style-type: none"> • Select the temperature sensor as source for channel 7 of the ADC by writing the SEQ_CTRL[CHANNELS] bits to 0x80. In order to return ADC channel 7 to measuring its related device pin, write the SEQ_CTRL[CHANNELS] bits to 0x80. • The digital temperature reading is available after an analog-to-digital conversion of ADC channel 7. <p>Remark: To convert the ADC conversion result into a temperature reading, use the API provided. This uses device specific calibration data stored in the device to increase the accuracy of the temperature reading.</p> </div> <p data-bbox="579 1276 1583 1308">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 199.</p>

'474 Patent Claim

Representative NXP Product(s)

Table 58. ADC channels

ADC channel	Function	Device Pin
0	ADC0	PIO14
1	ADC1	PIO15
2	ADC2	PIO16
3	ADC3	PIO17
4	ADC4	PIO18
5	ADC5	PIO19
6	Supply monitor	Internal function
7	Temperature sensor	Internal function

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 200.

See also:

UM11323

Chapter 28: Temperature Sensor
Rev. 1.1 — June 2020 User manual

28.1 How to read this chapter

The temperature sensor is available on all K32W061/41 devices.

28.2 Features

- Linear temperature sensor.
- Sensor output internally connected to the ADC channel 7 for temperature monitoring

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 208.

28.3 Basic configuration

This section explains how the Temperature Sensor can be used. For a functional example see `lpc_adc_basic`.

- Enable the power to the temperature sensor by setting the `ASYNC_SYSCON_TEMPSENSORCTRL[ENABLE]`.
- Configure temperature sensor common mode output voltage setting `ASYNC_SYSCON_TEMPSENSORCTRL[CM] = 0x2` for proper default operation
- To monitor the temperature continually, select the temperature sensor as source for channel 7 of ADC0. See [Chapter 27](#). The digital temperature reading is available after an analog-to-digital conversion.
- The ADC reading must be converted into a temperature reading. To increase accuracy the sensor and ADC are calibrated during production, An API is provided to produce a temperature value; this performs the best configuration of the ADC for the purpose of the temperature sensor. The calibration data and other characteristics of the temperature and ADC are used to produce a high accuracy results.
- For highest accuracy, set ADCCLK mux source to be 32 MHz XTAL with a divider setting of 7, to give an ADCCLK of 4 MHz.
- The voltage range of operation of the ADC is set by `ADC_GPADC_CTRL0[TEST]`. In normal mode, the ADC can take an input voltage of 0 to 3.6 V, to V_{BAT} if this is lower. For the temperature sensor, the ADC must be configured in Unity Gain mode when the input voltage range is 0 to 0.9 V. Since the temperature sensor voltage output is within this range, the best accuracy is achieved. A consequence of this is that the temperature sensor can not be combined with the other ADC inputs as part of sequencer configuration. Also, safe practice is to set the mode back to normal mode after using the ADC with the temperature sensor.

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 208.

28.3.1 Perform a single ADC conversion with the temperature sensor as ADC input

As mentioned in the previous chapter, the API should be used when performing temperature measurements. As a simple example of obtaining a temperature measurement, the following steps can be performed. In this case, the accuracy is not as high as that using the API.

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 208.

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="625 261 1541 318">To perform a single ADC conversion for ADC0 channel 7 using the temperature sensor output:</p> <ol data-bbox="636 342 1562 695" style="list-style-type: none"> <li data-bbox="636 342 1360 367">1. Enable the temperature sensor output as input to ADC channel 7. <li data-bbox="636 383 1247 407">2. Configure the system clock and the ADC for operation. <li data-bbox="636 423 1283 448">3. Select the asynchronous mode in the ADC_CTRL register. <li data-bbox="636 464 1329 513">4. Select ADC channel 7 to perform the conversion by setting the ADC_SEQ_CTRL[CHANNELS] bits to 0x80. <li data-bbox="636 529 1115 553">5. Set the ADC_SEQ_CTRL[START] bit to 1. <li data-bbox="636 570 1318 594">6. Read the SEQ_GDAT[RESULT] bits for the conversion result. <li data-bbox="636 610 1562 695">7. The AHI software may be used to generate the temperature value. In fact, the example driver will perform this sequencing as well as making corrections due to the calibration data, and using averaging to give the best result. <p data-bbox="577 732 1583 756">K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 209.</p>

17.1.3 ADC Conversion Sequence Control Register (SEQ_CTRL)


Offset

Register	Offset
SEQ_CTRL	8h

Function

This register controls triggering and channel selection for conversion sequence. Also specifies interrupt mode for sequence. All ADC conversions are controlled through this sequencer which can be used for a single conversion or sets of conversions on one or more channels.

Diagram



K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 440.

7-0	ADC Channels
CHANNELS	Select which one or more of the ADC channels will be sampled and converted when this sequence is launched. A 1 in any bit of this field will cause the corresponding channel to be included in the conversion sequence, where bit 0 corresponds to channel 0, bit 1 to channel 1 and so forth. Bit 6 is channel 6; the supply monitor. Bit 7 is channel 7; the temperature sensor. When this conversion sequence is triggered, either by a hardware trigger or via software command, ADC conversions will be performed on each enabled channel, in sequence, beginning with the lowest-ordered channel. Remark: This field can ONLY be changed while SEQ_ENA (bit 31) is LOW. It is allowed to change this field and set bit 31 in the same write.

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 443.

17.1.4 ADC Sequence Global Data Register (SEQ_GDAT)

Offset

Register	Offset
SEQ_GDAT	10h

Function

This register contains the result of the most recent ADC conversion completed under each conversion sequence. Results of ADC conversions can be read in one of two ways. One is to use this register to read data from the ADC at the end of each ADC conversion. The other is to read the individual ADC Channel Data (DATn) registers, typically after the entire sequence has completed. It is recommended to use one method consistently for a given conversion sequence.

This register is useful in conjunction with DMA operation - particularly when the channels selected for conversion are not sequential (hence the addresses of the individual result registers will not be sequential, making it difficult for the DMA engine to address them). For interrupt-driven code, it will more likely be advantageous to wait for an entire sequence to complete and then retrieve the results from the individual channel registers.

NOTE

The method to be employed for each sequence should be reflected in the SEQ_CTRL[MODE] bit since this will impact interrupt and overrun flag generation.

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 443.

15-4 RESULT	<p>ADC Conversion Result</p> <p>This field contains the 12-bit ADC conversion result from the most recent conversion performed under conversion sequence associated with this register. DATAVALID = 1 indicates that this result has not yet been read. If less than 12-bit resolution is used the ADC result occupies the upper MSBs and unused LSBs should be ignored.</p>
----------------	--

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 445.

17.1.5 ADC Channel a Data Register (DAT0 - DAT7)

Function

These registers hold the result of the last conversion completed for each ADC channel. They also include status bits to indicate when a conversion has been completed, when a data overrun has occurred, and where the most recent conversion fits relative to the range dictated by the high and low threshold registers.

Results of ADC conversion can be read in one of two ways. One is to use the SEQ_GDAT register for each of the sequences to read data from the ADC at the end of each ADC conversion. The other is to use these individual ADC Channel Data registers, typically after the entire sequence has completed. It is recommended to use one method consistently for a given conversion sequence.

NOTE

The method to be employed for each sequence should be reflected in the MODE bit in the SEQ_CTRL register since this will impact interrupt and overrun flag generation.

The information presented in the DAT registers always pertains to the most recent conversion completed on that channel regardless of what sequence requested the conversion or which trigger caused it.

The OVERRUN fields for each channel are also replicated in the FLAGS register.

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 445-446.

15-4	ADC Conversion Result
RESULT	This field contains the 12-bit ADC conversion result from the most recent conversion performed under conversion sequence associated with this register. DATAVALID = 1 indicates that this result has not yet been read. If less than 12-bit resolution is used, the ADC result occupies the upper MSBs and unused LSBs should be ignored.

K32W061/K32W041 Register Manual (Rev. 1.1, 06/2020) at 447.

See also:

'474 Patent Claim

Representative NXP Product(s)





Fig 142. Communication between application / MAC SW and Radio SW driver

K32W061/K32W041 User Manual, UM11323 (Rev. 1.1 — June 2020) at 324.

'474 Patent Claim	Representative NXP Product(s)
<p>[1a.] A serial communication system comprising:</p>	<p>To the extent the preamble is limiting, the Accused '474 i.MX Processors include a “serial communication system” as recited in the '474 patent. Exemplary systems and serial interfaces are identified in the block diagrams below.</p> <p><i>See, e.g., :</i></p>  <p>https://www.avnet.com/shop/us/products/nxp/mcimx6d6avt08ac-3074457345639626703/</p>

'474 Patent Claim

Representative NXP Product(s)



MCIMX6Q6AVT10AD Development Board (Arrow)

'474 Patent Claim

Representative NXP Product(s)




MCIMX6Q6AVT10AD Development Board (Mouser)



MCIMX6DP6AVT8AA (Mouser)

'474 Patent Claim


Representative NXP Product(s)



Continental Model VP2RFP (MCIMX6U6AVM08AC)

'474 Patent Claim


Representative NXP Product(s)



Bosch Model ICAM2-ECU V2 (MCIMX6D6AVT08AD)

'474 Patent Claim

Representative NXP Product(s)



<https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-6-processors/i-mx-6quad-processors-high-performance-3d-graphics-hd-video-arm-cortex-a9-core:i.MX6Q>

[1b.] an integrated circuit having a master serial interface; and


The Accused '474 i.MX Processors each includes an integrated circuit having a master serial interface.

For example, the Accused '474 i.MX Processors each includes an integrated circuit having a master serial interface (e.g., the I2C interface on the master/MCU and/or the host processor).

See, e.g.:


'474 Patent Claim

Representative NXP Product(s)




'474 Patent Claim

Representative NXP Product(s)



'474 Patent Claim

Representative NXP Product(s)




<https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-6-processors/i-mx-6quad-processors-high-performance-3d-graphics-hd-video-arm-cortex-a9-core:i.MX6Q>

’474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="611 261 942 337">Chapter 35 I2C Controller (I2C)</p> <p data-bbox="611 402 835 431">35.1 Overview</p> <p data-bbox="611 451 1520 565">This chapter describes block-level operation and programming of I2C. The chapter is intended for a block-driver software developer. To understand how the block is integrated at the SoC level, a system software developer should see discussions of the block in the appropriate SoC-level chapter(s).</p> <p data-bbox="611 581 1446 610">References: This document assumes an understanding of the following document:</p> <ul data-bbox="636 626 1325 656" style="list-style-type: none"> <li data-bbox="636 626 1325 656">• <i>The I2C Bus Specification</i>, Version 2.1, by Philips Semiconductor <p data-bbox="611 672 1501 727">The Inter IC (I2C) provides functionality of a standard I2C slave and master. The I2C is designed to be compatible with the standard NXP I2C bus protocol.</p> <p data-bbox="1031 743 1104 773" style="text-align: center;">NOTE</p> <p data-bbox="741 773 1209 802" style="text-align: center;">Three independent I2C channels are available.</p> <p data-bbox="611 818 1514 961">I2C is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange, minimizing the interconnection between devices. This bus is suitable for applications requiring occasional communications over a short distance between many devices. The flexible I2C standard allows additional devices to be connected to the bus for expansion and system development. See the connection diagram in the figure below.</p> <p data-bbox="575 987 1892 1058">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1893.</p>

'474 Patent Claim

Representative NXP Product(s)




i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1895.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 245 1640 435" style="border: 1px solid black; padding: 5px;"> <p>35.4.1 I2C system configuration</p> <p>After a reset, the I2C defaults to Slave Receive operations. Thus, when not operating as a master or responding to a slave transmit address, the I2C defaults to the Slave Receive state.</p> </div> <p data-bbox="575 443 1896 509">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1897.</p> <div data-bbox="583 565 1520 821" style="border: 1px solid black; padding: 5px; text-align: center;"> <p>NOTE</p> <p>The I2C is designed to be compatible with the Philips™ I2C bus protocol. For information on system configuration, protocol, and restrictions, see the <i>I2C Bus Specification</i>, version 2.1, by Philips Semiconductors. The I2C supports Standard and Fast modes only.</p> </div> <p data-bbox="575 829 1896 896">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1898.</p>

35.7.3 I2C Control Register (I2Cx_I2CR)

The I2C_I2CR is used to enable the I2C and the I2C interrupt. It also contains bits that govern operation as a slave or a master.

Address: Base address + 8h offset



i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1913.

35.7.4 I2C Status Register (I2Cx_I2SR)

The I2C_I2SR contains bits that indicate transaction direction and status.


i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1914.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 245 1656 483" style="border: 1px solid black; padding: 5px;"> <p>35.7.5 I2C Data I/O Register (I2Cx_I2DR)</p> <p>In Master Receive mode, reading the data register allows a read to occur and initiates the next byte to be received. In Slave mode, the same function is available after it is addressed.</p> </div> <p>i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1916.</p>
<p>[1c.] a processor having a slave serial interface coupled to the master serial interface through a clock signal line and a data signal line</p>	<p>The Accused '474 i.MX Processors each includes a processor having a slave serial interface coupled to the master serial interface through a clock signal line and a data signal line.</p> <p>For example, the Accused '474 i.MX Processors each includes a processor having a slave serial interface (<i>e.g.</i>, the I2C interface on the slave processor) coupled to the master serial interface identified above through a clock signal line (<i>e.g.</i>, SCL) and a data signal line (<i>e.g.</i>, SDA).</p>

’474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="611 261 942 337">Chapter 35 I2C Controller (I2C)</p> <p data-bbox="611 404 835 431">35.1 Overview</p> <p data-bbox="611 453 1520 565">This chapter describes block-level operation and programming of I2C. The chapter is intended for a block-driver software developer. To understand how the block is integrated at the SoC level, a system software developer should see discussions of the block in the appropriate SoC-level chapter(s).</p> <p data-bbox="611 583 1444 610">References: This document assumes an understanding of the following document:</p> <ul data-bbox="636 628 1325 656" style="list-style-type: none"> • <i>The I2C Bus Specification</i>, Version 2.1, by Philips Semiconductor <p data-bbox="611 673 1501 727">The Inter IC (I2C) provides functionality of a standard I2C slave and master. The I2C is designed to be compatible with the standard NXP I2C bus protocol.</p> <p data-bbox="1031 745 1104 773" style="text-align: center;">NOTE</p> <p data-bbox="741 774 1209 802" style="text-align: center;">Three independent I2C channels are available.</p> <p data-bbox="611 820 1514 959">I2C is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange, minimizing the interconnection between devices. This bus is suitable for applications requiring occasional communications over a short distance between many devices. The flexible I2C standard allows additional devices to be connected to the bus for expansion and system development. See the connection diagram in the figure below.</p> <p data-bbox="575 987 1894 1057">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1893.</p>

'474 Patent Claim

Representative NXP Product(s)




i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1895.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 248 1640 435" style="border: 1px solid black; padding: 5px;"> <p>35.4.1 I2C system configuration</p> <p>After a reset, the I2C defaults to Slave Receive operations. Thus, when not operating as a master or responding to a slave transmit address, the I2C defaults to the Slave Receive state.</p> </div> <p data-bbox="575 444 1896 509">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1897.</p> <div data-bbox="583 565 1520 821" style="border: 1px solid black; padding: 5px; text-align: center;"> <p>NOTE</p> <p>The I2C is designed to be compatible with the Philips™ I2C bus protocol. For information on system configuration, protocol, and restrictions, see the <i>I2C Bus Specification</i>, version 2.1, by Philips Semiconductors. The I2C supports Standard and Fast modes only.</p> </div> <p data-bbox="575 831 1896 896">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1898.</p>

35.7.3 I2C Control Register (I2Cx_I2CR)

The I2C_I2CR is used to enable the I2C and the I2C interrupt. It also contains bits that govern operation as a slave or a master.

Address: Base address + 8h offset



i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1913.

35.7.4 I2C Status Register (I2Cx_I2SR)


The I2C_I2SR contains bits that indicate transaction direction and status.

i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1914.

'474 Patent Claim	Representative NXP Product(s)																																																																										
	<p data-bbox="619 267 1249 300">35.7.5 I2C Data I/O Register (I2Cx_I2DR)</p> <p data-bbox="619 370 1627 462">In Master Receive mode, reading the data register allows a read to occur and initiates the next byte to be received. In Slave mode, the same function is available after it is addressed.</p> <p data-bbox="577 492 1890 560">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1916.</p> <div data-bbox="577 609 1564 998"> <p data-bbox="598 625 871 641">Address: Base address + 10h offset</p> <table border="1" data-bbox="598 649 1543 747"> <tr> <td>Bit</td> <td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>Read</td> <td colspan="8">0</td> <td colspan="8">DATA</td> </tr> <tr> <td>Write</td> <td colspan="8">1</td> <td colspan="8">0</td> </tr> <tr> <td>Reset</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> </tr> </table> <p data-bbox="913 763 1228 787" style="text-align: center;">I2Cx_I2DR field descriptions</p> <table border="1" data-bbox="598 803 1543 990"> <thead> <tr> <th>Field</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>15–8 Reserved</td> <td>This read-only field is reserved and always has the value 0.</td> </tr> <tr> <td>DATA</td> <td>Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. NOTE: The core-written value in I2C_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.</td> </tr> </tbody> </table> </div> <p data-bbox="577 1015 1890 1079">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1916.</p>	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Read	0								DATA								Write	1								0								Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Field	Description	15–8 Reserved	This read-only field is reserved and always has the value 0.	DATA	Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. NOTE: The core-written value in I2C_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																											
Read	0								DATA																																																																		
Write	1								0																																																																		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																											
Field	Description																																																																										
15–8 Reserved	This read-only field is reserved and always has the value 0.																																																																										
DATA	Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. NOTE: The core-written value in I2C_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.																																																																										
<p data-bbox="189 1128 535 1412">[1d.] wherein the slave serial interface is responsive to a read temperature command issued by the master serial interface to return a temperature value associated with the</p>	<p data-bbox="577 1128 1900 1234">In each of the Accused '474 i.MX Processors, the slave serial interface is responsive to a read temperature command issued by the master serial interface to return a temperature value associated with the processor.</p> <p data-bbox="577 1291 1900 1388">For example, in each of the Accused '474 i.MX Processors, the slave serial interface identified above is responsive to a read temperature command (e.g., the read temperature command requesting the result derived from the temperature monitor “TEMPMON” measurement) issued by the identified master</p>																																																																										

'474 Patent Claim	Representative NXP Product(s)																																																																										
processor.	<p data-bbox="575 248 1833 315">serial interface to return a temperature value (<i>e.g.</i>, the result derived from the temperature monitor “TEMPMON” measurement) associated with the processor.</p> <div data-bbox="581 402 1656 641" style="border: 1px solid black; padding: 10px;"> <p data-bbox="619 427 1251 461">35.7.5 I2C Data I/O Register (I2Cx_I2DR)</p> <p data-bbox="619 529 1629 621">In Master Receive mode, reading the data register allows a read to occur and initiates the next byte to be received. In Slave mode, the same function is available after it is addressed.</p> </div> <p data-bbox="575 651 1894 717">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1916.</p> <div data-bbox="581 769 1568 1162" style="border: 1px solid black; padding: 10px;"> <p data-bbox="594 784 869 802">Address: Base address + 10h offset</p> <table border="1" data-bbox="594 813 1545 906"> <tr> <td>Bit</td> <td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>Read</td> <td colspan="8">0</td> <td colspan="8">DATA</td> </tr> <tr> <td>Write</td> <td colspan="8">0</td> <td colspan="8">0</td> </tr> <tr> <td>Reset</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> </tr> </table> <p data-bbox="919 922 1226 946" style="text-align: center;">I2Cx_I2DR field descriptions</p> <table border="1" data-bbox="594 959 1545 1149"> <thead> <tr> <th>Field</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>15–8 Reserved</td> <td>This read-only field is reserved and always has the value 0.</td> </tr> <tr> <td>DATA</td> <td>Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. NOTE: The core-written value in I2C_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.</td> </tr> </tbody> </table> </div> <p data-bbox="575 1170 1894 1237">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1916.</p>	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Read	0								DATA								Write	0								0								Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Field	Description	15–8 Reserved	This read-only field is reserved and always has the value 0.	DATA	Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. NOTE: The core-written value in I2C_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																											
Read	0								DATA																																																																		
Write	0								0																																																																		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																											
Field	Description																																																																										
15–8 Reserved	This read-only field is reserved and always has the value 0.																																																																										
DATA	Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. NOTE: The core-written value in I2C_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.																																																																										

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="598 251 1608 727" style="border: 1px solid black; padding: 5px;"> <p>10.4.2.2 Thermal-aware power management</p> <p>The temperature sensor block (TEMPMON) implements a temperature sensor/conversion function. The block features an alarm function that can raise an interrupt signal if the temperature is above a specified threshold.</p> <p>Software may implement temperature aware DVFS for the ARM domain and the GPU domain, as well as temperature aware frequency scaling for other system components to ensure that both the frequency and voltage is lowered when the die temperature is above the specified limit.</p> <p>Software may also implement temperature aware task scheduling to ensure that non-critical tasks are suspended when the die temperature is above the specified limit.</p> <p>See Temperature Monitor (TEMPMON) for further details on temperature monitor functions and programmability options.</p> </div> <p data-bbox="577 734 1892 803">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 539.</p> <div data-bbox="581 855 1570 1356" style="border: 1px solid black; padding: 5px; margin-top: 10px;"> <p>Chapter 62 Temperature Monitor (TEMPMON)</p> <p>62.1 Overview</p> <p>The temperature sensor module implements a temperature sensor/conversion function based on a temperature-dependent voltage to time conversion.</p> <p>The module features an alarm function that can raise an interrupt signal if the temperature is above a specified threshold. A self-repeating mode can also be programmed which executes a temperature sensing operation based on a programmed delay.</p> <p>Software can use this module to monitor the on-die temperature and take appropriate actions such as throttling back the core frequency when a temperature interrupt is set.</p> <p>The high-level implementation of the temperature sensor is shown in the figure below.</p> </div> <p data-bbox="577 1365 1892 1398">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev</p>

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="575 250 835 277">2, 06/2014) at 5159.</p> <div data-bbox="579 331 1581 781" style="border: 1px solid black; padding: 10px;">  <p data-bbox="785 738 1411 766">Figure 62-1. High Level Temp Sensor System Diagram</p> </div> <p data-bbox="575 792 1894 857">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 5159.</p> <div data-bbox="579 911 1589 1096" style="border: 1px solid black; padding: 10px;"> <p data-bbox="600 919 1119 946">62.2 Software Usage Guidelines</p> <p data-bbox="600 972 1579 1089">During normal system operation software can use the temperature sensor counter output (TEMP_CNT) in conjunction with the fused temperature calibration data to determine the on-die operational temperature or to set an over-temperature interrupt alarm to within a couple of °C.</p> </div> <p data-bbox="575 1105 1894 1170">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 5160.</p>

'474 Patent Claim

Representative NXP Product(s)

TEMPMON_TEMPSENSE0n field descriptions


Field	Description
31–20 ALARM_VALUE	This bit field contains the temperature count (raw sensor output) that will generate an alarm interrupt.
19–8 TEMP_CNT	This bit field contains the last measured temperature count.
7 -	This field is reserved. Reserved.
6 -	This field is reserved. Reserved.
5–3 -	This field is reserved. Reserved
2 FINISHED	Indicates that the latest temp is valid. This bit should be cleared by the sensor after the start of each measurement. 0 INVALID — Last measurement is not ready yet. 1 VALID — Last measurement is valid.
1 MEASURE_TEMP	Starts the measurement process. If the measurement frequency is zero in the TEMPSSENSE1 register, this results in a single conversion.

i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 5163.

The Accused '474 i.MX Processors reads and returns the “TEMPMON” value in response to a read temperature command issued by an external I2C master.

See, e.g.:

'474 Patent Claim	Representative NXP Product(s)
	<pre data-bbox="583 253 1761 740"> if (status & I2SR_SRW) { /* Master wants to read from us*/ dev_dbg(&i2c_imx->adapter.dev, "read requested"); i2c_slave_event(i2c_imx->slave, I2C_SLAVE_READ_REQUESTED, &value); /* Slave transmit */ ctl = I2CR_MTX; imx_i2c_write_reg(ctl, i2c_imx, IMX_I2C_I2CR); /* Send data */ imx_i2c_write_reg(value, i2c_imx, IMX_I2C_I2DR); } else { /* Master wants to write to us */ dev_dbg(&i2c_imx->adapter.dev, "write requested"); i2c_slave_event(i2c_imx->slave, I2C_SLAVE_WRITE_REQUESTED, &value); </pre> <p data-bbox="583 748 1696 818"> https://patchwork.kernel.org/project/linux-arm-kernel/patch/20191009101802.19309-1-biwen.li@nxp.com/ </p>
<p data-bbox="184 872 556 1230">[8a.]. A method for communicating over a point to point serial communication system having a clock signal line and a data signal line coupling a serial interface master and a serial interface slave, the method comprising:</p>	<p data-bbox="577 872 1898 971">To the extent the preamble is limiting, the Accused '474 i.MX Processors perform a method for communicating over a point to point serial communication system having a clock signal line and a data signal line coupling a serial interface master and a serial interface slave.</p> <p data-bbox="577 1013 1906 1192">For example, each of the Accused '474 i.MX Processors perform a method for communicating over a point to point serial communication system identified below having a clock signal line (<i>e.g.</i>, SCL) and a data signal line (<i>e.g.</i>, SDA) coupling a serial interface master (<i>e.g.</i>, the I2C interface on the master/MCU and/or the host processor) and a serial interface slave (<i>e.g.</i>, the I2C interface on the slave processor).</p> <p data-bbox="577 1237 695 1269"><i>See, e.g.:</i></p>

'474 Patent Claim	Representative NXP Product(s)
	 <p data-bbox="575 721 1724 753">https://www.avnet.com/shop/us/products/nxp/mcimx6d6avt08ac-3074457345639626703/</p>

'474 Patent Claim

Representative NXP Product(s)



MCIMX6Q6AVT10AD Development Board (Arrow)

'474 Patent Claim

Representative NXP Product(s)




MCIMX6Q6AVT10AD Development Board (Mouser)



MCIMX6DP6AVT8AA (Mouser)

'474 Patent Claim


Representative NXP Product(s)



Continental Model VP2RFP (MCIMX6U6AVM08AC)

'474 Patent Claim


Representative NXP Product(s)



Bosch Model ICAM2-ECU V2 (MCIMX6D6AVT08AD)

'474 Patent Claim

Representative NXP Product(s)



<https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-6-processors/i-mx-6quad-processors-high-performance-3d-graphics-hd-video-arm-cortex-a9-core:i.MX6Q>

’474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="611 261 942 337">Chapter 35 I2C Controller (I2C)</p> <p data-bbox="611 402 835 431">35.1 Overview</p> <p data-bbox="611 451 1520 565">This chapter describes block-level operation and programming of I2C. The chapter is intended for a block-driver software developer. To understand how the block is integrated at the SoC level, a system software developer should see discussions of the block in the appropriate SoC-level chapter(s).</p> <p data-bbox="611 581 1446 610">References: This document assumes an understanding of the following document:</p> <ul data-bbox="636 626 1325 656" style="list-style-type: none"> • <i>The I2C Bus Specification</i>, Version 2.1, by Philips Semiconductor <p data-bbox="611 672 1501 727">The Inter IC (I2C) provides functionality of a standard I2C slave and master. The I2C is designed to be compatible with the standard NXP I2C bus protocol.</p> <p data-bbox="1031 743 1104 773" style="text-align: center;">NOTE</p> <p data-bbox="741 773 1209 802" style="text-align: center;">Three independent I2C channels are available.</p> <p data-bbox="611 818 1514 961">I2C is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange, minimizing the interconnection between devices. This bus is suitable for applications requiring occasional communications over a short distance between many devices. The flexible I2C standard allows additional devices to be connected to the bus for expansion and system development. See the connection diagram in the figure below.</p> <p data-bbox="575 987 1892 1058">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1893.</p>

'474 Patent Claim

Representative NXP Product(s)




Figure 35-2. I2C block diagram


i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1895.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 245 1640 435" style="border: 1px solid black; padding: 5px;"> <p>35.4.1 I2C system configuration</p> <p>After a reset, the I2C defaults to Slave Receive operations. Thus, when not operating as a master or responding to a slave transmit address, the I2C defaults to the Slave Receive state.</p> </div> <p data-bbox="575 443 1896 509">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1897.</p> <div data-bbox="583 563 1520 821" style="border: 1px solid black; padding: 5px; text-align: center;"> <p>NOTE</p> <p>The I2C is designed to be compatible with the Philips™ I2C bus protocol. For information on system configuration, protocol, and restrictions, see the <i>I2C Bus Specification</i>, version 2.1, by Philips Semiconductors. The I2C supports Standard and Fast modes only.</p> </div> <p data-bbox="575 829 1896 896">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1898.</p>

35.7.3 I2C Control Register (I2Cx_I2CR)

The I2C_I2CR is used to enable the I2C and the I2C interrupt. It also contains bits that govern operation as a slave or a master.

Address: Base address + 8h offset



i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1913.

35.7.4 I2C Status Register (I2Cx_I2SR)

The I2C_I2SR contains bits that indicate transaction direction and status.

i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1914.

'474 Patent Claim	Representative NXP Product(s)																																																																										
	<p data-bbox="619 267 1249 300">35.7.5 I2C Data I/O Register (I2Cx_I2DR)</p> <p data-bbox="619 370 1627 462">In Master Receive mode, reading the data register allows a read to occur and initiates the next byte to be received. In Slave mode, the same function is available after it is addressed.</p> <p data-bbox="577 492 1890 560">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1916.</p> <div data-bbox="577 609 1564 998"> <p data-bbox="598 625 871 641">Address: Base address + 10h offset</p> <table border="1" data-bbox="598 649 1543 747"> <tr> <td>Bit</td> <td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>Read</td> <td colspan="8">0</td> <td colspan="8">DATA</td> </tr> <tr> <td>Write</td> <td colspan="8">1</td> <td colspan="8">0</td> </tr> <tr> <td>Reset</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> </tr> </table> <p data-bbox="913 763 1228 787" style="text-align: center;">I2Cx_I2DR field descriptions</p> <table border="1" data-bbox="598 803 1543 990"> <thead> <tr> <th>Field</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>15–8 Reserved</td> <td>This read-only field is reserved and always has the value 0.</td> </tr> <tr> <td>DATA</td> <td>Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. NOTE: The core-written value in I2Cx_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.</td> </tr> </tbody> </table> </div> <p data-bbox="577 1015 1890 1079">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1916.</p>	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Read	0								DATA								Write	1								0								Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Field	Description	15–8 Reserved	This read-only field is reserved and always has the value 0.	DATA	Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. NOTE: The core-written value in I2Cx_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																											
Read	0								DATA																																																																		
Write	1								0																																																																		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																											
Field	Description																																																																										
15–8 Reserved	This read-only field is reserved and always has the value 0.																																																																										
DATA	Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. NOTE: The core-written value in I2Cx_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.																																																																										
<p data-bbox="189 1128 514 1380">[8b.] sending a read temperature command to the serial interface slave from the serial interface master using the clock signal line and the data signal line; and</p>	<p data-bbox="577 1128 1890 1193">The Accused '474 i.MX Processors performs a step of sending a read temperature command to the serial interface slave from the serial interface master using the clock signal line and the data signal line.</p> <p data-bbox="577 1234 1879 1404">For example, each of the Accused '474 i.MX Processors perform a step of sending a read temperature command (<i>e.g.</i>, the read temperature command requesting the result derived from the temperature monitor “TEMPMON” measurement) to the serial interface slave identified above from the serial interface master identified above using the clock signal line identified above and the data signal line identified above.</p>																																																																										

'474 Patent Claim


Representative NXP Product(s)

See, e.g.,

35.7.5 I2C Data I/O Register (I2Cx_I2DR)


In Master Receive mode, reading the data register allows a read to occur and initiates the next byte to be received. In Slave mode, the same function is available after it is addressed.

i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1916.



i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1916.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="598 261 1608 727" style="border: 1px solid black; padding: 5px;"> <p>10.4.2.2 Thermal-aware power management</p> <p>The temperature sensor block (TEMPMON) implements a temperature sensor/conversion function. The block features an alarm function that can raise an interrupt signal if the temperature is above a specified threshold.</p> <p>Software may implement temperature aware DVFS for the ARM domain and the GPU domain, as well as temperature aware frequency scaling for other system components to ensure that both the frequency and voltage is lowered when the die temperature is above the specified limit.</p> <p>Software may also implement temperature aware task scheduling to ensure that non-critical tasks are suspended when the die temperature is above the specified limit.</p> <p>See Temperature Monitor (TEMPMON) for further details on temperature monitor functions and programmability options.</p> </div> <p data-bbox="575 735 1896 802">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 539.</p> <div data-bbox="581 855 1572 1357" style="border: 1px solid black; padding: 5px;"> <p>Chapter 62 Temperature Monitor (TEMPMON)</p> <p>62.1 Overview</p> <p>The temperature sensor module implements a temperature sensor/conversion function based on a temperature-dependent voltage to time conversion.</p> <p>The module features an alarm function that can raise an interrupt signal if the temperature is above a specified threshold. A self-repeating mode can also be programmed which executes a temperature sensing operation based on a programmed delay.</p> <p>Software can use this module to monitor the on-die temperature and take appropriate actions such as throttling back the core frequency when a temperature interrupt is set.</p> <p>The high-level implementation of the temperature sensor is shown in the figure below.</p> </div> <p data-bbox="575 1365 1896 1399">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev</p>

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="575 248 835 277">2, 06/2014) at 5159.</p> <div data-bbox="579 331 1581 781" style="border: 1px solid black; padding: 10px;">  <p data-bbox="785 738 1411 768">Figure 62-1. High Level Temp Sensor System Diagram</p> </div> <p data-bbox="575 792 1892 857">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 5159.</p> <div data-bbox="579 911 1589 1096" style="border: 1px solid black; padding: 10px;"> <p data-bbox="600 919 1119 948">62.2 Software Usage Guidelines</p> <p data-bbox="600 972 1579 1089">During normal system operation software can use the temperature sensor counter output (TEMP_CNT) in conjunction with the fused temperature calibration data to determine the on-die operational temperature or to set an over-temperature interrupt alarm to within a couple of °C.</p> </div> <p data-bbox="575 1105 1892 1170">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 5160.</p>

'474 Patent Claim

Representative NXP Product(s)

TEMPMON_TEMPSENSE0n field descriptions

Field	Description
31–20 ALARM_VALUE	This bit field contains the temperature count (raw sensor output) that will generate an alarm interrupt.
19–8 TEMP_CNT	This bit field contains the last measured temperature count.
7 -	This field is reserved. Reserved.
6 -	This field is reserved. Reserved.
5–3 -	This field is reserved. Reserved
2 FINISHED	Indicates that the latest temp is valid. This bit should be cleared by the sensor after the start of each measurement. 0 INVALID — Last measurement is not ready yet. 1 VALID — Last measurement is valid.
1 MEASURE_TEMP	Starts the measurement process. If the measurement frequency is zero in the TEMPSSENSE1 register, this results in a single conversion.

i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 5163.

The Accused '474 i.MX Processors reads and returns the “TEMPMON” value in response to a read temperature command issued by an external I2C master.


See, e.g.:

'474 Patent Claim	Representative NXP Product(s)
	<pre data-bbox="583 251 1766 740"> if (status & I2SR_SRW) { /* Master wants to read from us*/ dev_dbg(&i2c_imx->adapter.dev, "read requested"); i2c_slave_event(i2c_imx->slave, I2C_SLAVE_READ_REQUESTED, &value); /* Slave transmit */ ctl = I2CR_MTX; imx_i2c_write_reg(ctl, i2c_imx, IMX_I2C_I2CR); /* Send data */ imx_i2c_write_reg(value, i2c_imx, IMX_I2C_I2DR); } else { /* Master wants to write to us */ dev_dbg(&i2c_imx->adapter.dev, "write requested"); i2c_slave_event(i2c_imx->slave, I2C_SLAVE_WRITE_REQUESTED, &value); </pre> <p data-bbox="583 748 1703 818"> https://patchwork.kernel.org/project/linux-arm-kernel/patch/20191009101802.19309-1-biwen.li@nxp.com/ </p>
<p data-bbox="184 873 548 1193"> [8c.] in response to the read temperature command, the serial interface slave supplying over the data signal line a temperature value associated with a processor on an integrated circuit containing the serial interface slave. </p>	<p data-bbox="573 868 1871 974"> The Accused '474 i.MX Processors performs a step of in response to the read temperature command, the serial interface slave supplying over the data signal line a temperature value associated with a processor on an integrated circuit containing the serial interface slave. </p> <p data-bbox="573 1013 1881 1190"> For example, each of the Accused '474 i.MX Processors perform a step of in response to the read temperature command, the serial interface slave identified above supplying over the data signal line identified above a temperature value (e.g., the result derived from the temperature monitor "TEMPMON" measurement) associated with a processor on an integrated circuit containing the serial interface slave identified above. </p> <p data-bbox="573 1230 695 1263"> <i>See, e.g.,</i> </p>

35.7.5 I2C Data I/O Register (I2Cx_I2DR)

In Master Receive mode, reading the data register allows a read to occur and initiates the next byte to be received. In Slave mode, the same function is available after it is addressed.

i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1916.



i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1916.

’474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="598 256 1608 727" style="border: 1px solid black; padding: 5px;"> <p>10.4.2.2 Thermal-aware power management</p> <p>The temperature sensor block (TEMPMON) implements a temperature sensor/conversion function. The block features an alarm function that can raise an interrupt signal if the temperature is above a specified threshold.</p> <p>Software may implement temperature aware DVFS for the ARM domain and the GPU domain, as well as temperature aware frequency scaling for other system components to ensure that both the frequency and voltage is lowered when the die temperature is above the specified limit.</p> <p>Software may also implement temperature aware task scheduling to ensure that non-critical tasks are suspended when the die temperature is above the specified limit.</p> <p>See Temperature Monitor (TEMPMON) for further details on temperature monitor functions and programmability options.</p> </div> <p data-bbox="577 734 1892 803">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 539.</p> <div data-bbox="581 854 1570 1357" style="border: 1px solid black; padding: 5px; margin-top: 10px;"> <p>Chapter 62 Temperature Monitor (TEMPMON)</p> <p>62.1 Overview</p> <p>The temperature sensor module implements a temperature sensor/conversion function based on a temperature-dependent voltage to time conversion.</p> <p>The module features an alarm function that can raise an interrupt signal if the temperature is above a specified threshold. A self-repeating mode can also be programmed which executes a temperature sensing operation based on a programmed delay.</p> <p>Software can use this module to monitor the on-die temperature and take appropriate actions such as throttling back the core frequency when a temperature interrupt is set.</p> <p>The high-level implementation of the temperature sensor is shown in the figure below.</p> </div> <p data-bbox="577 1364 1892 1398">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev</p>

'474 Patent Claim

Representative NXP Product(s)

2, 06/2014) at 5159.




Figure 62-1. High Level Temp Sensor System Diagram

i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 5159.

62.2 Software Usage Guidelines

During normal system operation software can use the temperature sensor counter output (TEMP_CNT) in conjunction with the fused temperature calibration data to determine the on-die operational temperature or to set an over-temperature interrupt alarm to within a couple of °C.

i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 5160.

'474 Patent Claim

Representative NXP Product(s)

TEMPMON_TEMPSENSE0n field descriptions


Field	Description
31–20 ALARM_VALUE	This bit field contains the temperature count (raw sensor output) that will generate an alarm interrupt.
19–8 TEMP_CNT	This bit field contains the last measured temperature count.
7 -	This field is reserved. Reserved.
6 -	This field is reserved. Reserved.
5–3 -	This field is reserved. Reserved
2 FINISHED	Indicates that the latest temp is valid. This bit should be cleared by the sensor after the start of each measurement. 0 INVALID — Last measurement is not ready yet. 1 VALID — Last measurement is valid.
1 MEASURE_TEMP	Starts the measurement process. If the measurement frequency is zero in the TEMPSSENSE1 register, this results in a single conversion.

i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 5163.

The Accused '474 i.MX Processors reads and returns the “TEMPMON” value in response to a read temperature command issued by an external I2C master.

See, e.g.:

'474 Patent Claim	Representative NXP Product(s)
	<pre data-bbox="583 256 1761 740"> if (status & I2SR_SRW) { /* Master wants to read from us*/ dev_dbg(&i2c_imx->adapter.dev, "read requested"); i2c_slave_event(i2c_imx->slave, I2C_SLAVE_READ_REQUESTED, &value); /* Slave transmit */ ctl = I2CR_MTX; imx_i2c_write_reg(ctl, i2c_imx, IMX_I2C_I2CR); /* Send data */ imx_i2c_write_reg(value, i2c_imx, IMX_I2C_I2DR); } else { /* Master wants to write to us */ dev_dbg(&i2c_imx->adapter.dev, "write requested"); i2c_slave_event(i2c_imx->slave, I2C_SLAVE_WRITE_REQUESTED, &value); </pre> <p data-bbox="583 751 1696 816"> https://patchwork.kernel.org/project/linux-arm-kernel/patch/20191009101802.19309-1-biwen.li@nxp.com/ </p>
<p data-bbox="186 911 485 1013">[14a.] A serial communication system comprising:</p>	<p data-bbox="575 906 1833 1008">To the extent the preamble is limiting, the Accused '474 i.MX Processors include a “serial communication system” as recited in the '474 patent. Exemplary systems and serial interfaces are identified in the block diagrams below.</p> <p data-bbox="575 1057 695 1089"><i>See, e.g.:</i></p>

'474 Patent Claim	Representative NXP Product(s)
	 <p data-bbox="575 721 1724 753">https://www.avnet.com/shop/us/products/nxp/mcimx6d6avt08ac-3074457345639626703/</p>

'474 Patent Claim

Representative NXP Product(s)



MCIMX6Q6AVT10AD Development Board (Arrow)

'474 Patent Claim

Representative NXP Product(s)




MCIMX6Q6AVT10AD Development Board (Mouser)



MCIMX6DP6AVT8AA (Mouser)

'474 Patent Claim


Representative NXP Product(s)



Continental Model VP2RFP (MCIMX6U6AVM08AC)

'474 Patent Claim


Representative NXP Product(s)



Bosch Model ICAM2-ECU V2 (MCIMX6D6AVT08AD)

'474 Patent Claim

Representative NXP Product(s)



<https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-6-processors/i-mx-6quad-processors-high-performance-3d-graphics-hd-video-arm-cortex-a9-core:i.MX6Q>

[14b.] a microprocessor having


The Accused '474 i.MX Processors each includes a microprocessor.

For example, the Accused '474 i.MX Processors each constitutes a microprocessor because, among others, they include at the processing logics identified below.

See, e.g.:


'474 Patent Claim

Representative NXP Product(s)




'474 Patent Claim

Representative NXP Product(s)



'474 Patent Claim

Representative NXP Product(s)



<https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-6-processors/i-mx-6quad-processors-high-performance-3d-graphics-hd-video-arm-cortex-a9-core:i.MX6Q>

[14c.] a slave serial interface for coupling to a master serial interface through a clock signal line output terminal and a data signal line output terminal

In each of the Accused '474 i.MX Processors, the microprocessor has a slave serial interface for coupling to a master serial interface through a clock signal line output terminal and a data signal line output terminal.

For example, each of the Accused '474 i.MX Processors has a slave serial interface (e.g., I2C) for coupling to a master serial interface (e.g., the I2C interface on the master/MCU and/or the host processor) through a clock signal line output terminal (e.g., SCL) and a data signal line output terminal

’474 Patent Claim	Representative NXP Product(s)
	<p>(e.g., SDA)).</p> <div data-bbox="581 331 1545 1062" style="border: 1px solid black; padding: 10px;"> <p>Chapter 35 I2C Controller (I2C)</p> <p>35.1 Overview</p> <p>This chapter describes block-level operation and programming of I2C. The chapter is intended for a block-driver software developer. To understand how the block is integrated at the SoC level, a system software developer should see discussions of the block in the appropriate SoC-level chapter(s).</p> <p>References: This document assumes an understanding of the following document:</p> <ul style="list-style-type: none"> • <i>The I2C Bus Specification</i>, Version 2.1, by Philips Semiconductor <p>The Inter IC (I2C) provides functionality of a standard I2C slave and master. The I2C is designed to be compatible with the standard NXP I2C bus protocol.</p> <p style="text-align: center;">NOTE</p> <p style="text-align: center;">Three independent I2C channels are available.</p> <p>I2C is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange, minimizing the interconnection between devices. This bus is suitable for applications requiring occasional communications over a short distance between many devices. The flexible I2C standard allows additional devices to be connected to the bus for expansion and system development. See the connection diagram in the figure below.</p> </div> <p>i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1893.</p>

'474 Patent Claim

Representative NXP Product(s)




Figure 35-2. I2C block diagram


i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1895.

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="583 245 1640 435" style="border: 1px solid black; padding: 5px;"> <p>35.4.1 I2C system configuration</p> <p>After a reset, the I2C defaults to Slave Receive operations. Thus, when not operating as a master or responding to a slave transmit address, the I2C defaults to the Slave Receive state.</p> </div> <p data-bbox="575 443 1896 509">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1897.</p> <div data-bbox="583 565 1520 821" style="border: 1px solid black; padding: 5px; text-align: center;"> <p>NOTE</p> <p>The I2C is designed to be compatible with the Philips™ I2C bus protocol. For information on system configuration, protocol, and restrictions, see the <i>I2C Bus Specification</i>, version 2.1, by Philips Semiconductors. The I2C supports Standard and Fast modes only.</p> </div> <p data-bbox="575 829 1896 896">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1898.</p>

35.7.3 I2C Control Register (I2Cx_I2CR)

The I2C_I2CR is used to enable the I2C and the I2C interrupt. It also contains bits that govern operation as a slave or a master.

Address: Base address + 8h offset



i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1913.

35.7.4 I2C Status Register (I2Cx_I2SR)


The I2C_I2SR contains bits that indicate transaction direction and status.

i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1914.

'474 Patent Claim	Representative NXP Product(s)																																																																										
	<p data-bbox="619 269 1251 305">35.7.5 I2C Data I/O Register (I2Cx_I2DR)</p> <p data-bbox="619 375 1629 464">In Master Receive mode, reading the data register allows a read to occur and initiates the next byte to be received. In Slave mode, the same function is available after it is addressed.</p> <p data-bbox="575 493 1892 558">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1916.</p> <div data-bbox="579 610 1568 1003" style="border: 1px solid black; padding: 5px;"> <p data-bbox="594 626 869 643">Address: Base address + 10h offset</p> <table border="1" data-bbox="594 651 1545 748"> <tr> <td>Bit</td> <td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>Read</td> <td colspan="8">0</td> <td colspan="8">DATA</td> </tr> <tr> <td>Write</td> <td colspan="8" style="background-color: #cccccc;"></td> <td colspan="8"></td> </tr> <tr> <td>Reset</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> </tr> </table> <p data-bbox="919 764 1224 789" style="text-align: center;">I2Cx_I2DR field descriptions</p> <table border="1" data-bbox="594 802 1545 992"> <thead> <tr> <th>Field</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>15–8 Reserved</td> <td>This read-only field is reserved and always has the value 0.</td> </tr> <tr> <td>DATA</td> <td>Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. NOTE: The core-written value in I2Cx_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.</td> </tr> </tbody> </table> </div> <p data-bbox="575 1013 1892 1078">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1916.</p>	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Read	0								DATA								Write																	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Field	Description	15–8 Reserved	This read-only field is reserved and always has the value 0.	DATA	Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. NOTE: The core-written value in I2Cx_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																											
Read	0								DATA																																																																		
Write																																																																											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																											
Field	Description																																																																										
15–8 Reserved	This read-only field is reserved and always has the value 0.																																																																										
DATA	Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. NOTE: The core-written value in I2Cx_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.																																																																										
<p data-bbox="186 1138 527 1416">[14d.] wherein the slave serial interface is responsive to a read temperature command issued by the master serial interface to return to the master serial interface a temperature value</p>	<p data-bbox="575 1138 1839 1243">In each of the Accused '474 i.MX Processors, the slave serial interface is responsive to a read temperature command issued by the master serial interface to return to the master serial interface a temperature value associated with the microprocessor.</p> <p data-bbox="575 1297 1887 1403">For example, in each of the Accused '474 i.MX Processors, the slave serial interface (<i>e.g.</i>, I2C identified above) is responsive to a read temperature command (<i>e.g.</i>, the read temperature command requesting the result derived from the temperature monitor “TEMPMON” measurement) issued by the</p>																																																																										

’474 Patent Claim	Representative NXP Product(s)																																																																											
<p>associated with the microprocessor.</p>	<p>master serial interface (e.g., the I2C interface on the master/MCU and/or the host processor identified above) to return to the master serial interface a temperature value (e.g., the result derived from the temperature monitor “TEMPMON” measurement) associated with the microprocessor identified above.</p> <div data-bbox="579 402 1656 641" style="border: 1px solid black; padding: 10px; margin: 10px 0;"> <p>35.7.5 I2C Data I/O Register (I2Cx_I2DR)</p> <p>In Master Receive mode, reading the data register allows a read to occur and initiates the next byte to be received. In Slave mode, the same function is available after it is addressed.</p> </div> <p>i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1916.</p> <div data-bbox="579 768 1568 1161" style="border: 1px solid black; padding: 10px; margin: 10px 0;"> <p>Address: Base address + 10h offset</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <tr> <td style="width: 10%;"></td> <td style="width: 5%;">Bit</td> <td style="width: 5%;">15</td><td style="width: 5%;">14</td><td style="width: 5%;">13</td><td style="width: 5%;">12</td><td style="width: 5%;">11</td><td style="width: 5%;">10</td><td style="width: 5%;">9</td><td style="width: 5%;">8</td> <td style="width: 5%;">7</td><td style="width: 5%;">6</td><td style="width: 5%;">5</td><td style="width: 5%;">4</td><td style="width: 5%;">3</td><td style="width: 5%;">2</td><td style="width: 5%;">1</td><td style="width: 5%;">0</td> </tr> <tr> <td>Read</td> <td colspan="8">0</td> <td colspan="8">DATA</td> </tr> <tr> <td>Write</td> <td colspan="8" style="background-color: #cccccc;"></td> <td colspan="8"></td> </tr> <tr> <td>Reset</td> <td colspan="8">0</td> <td colspan="8">0</td> </tr> </table> <p style="text-align: center;">I2Cx_I2DR field descriptions</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Field</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>15–8 Reserved</td> <td>This read-only field is reserved and always has the value 0.</td> </tr> <tr> <td>DATA</td> <td>Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. NOTE: The core-written value in I2C_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.</td> </tr> </tbody> </table> </div> <p>i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 1916.</p>		Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Read	0								DATA								Write																	Reset	0								0								Field	Description	15–8 Reserved	This read-only field is reserved and always has the value 0.	DATA	Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. NOTE: The core-written value in I2C_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.
	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																											
Read	0								DATA																																																																			
Write																																																																												
Reset	0								0																																																																			
Field	Description																																																																											
15–8 Reserved	This read-only field is reserved and always has the value 0.																																																																											
DATA	Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. NOTE: The core-written value in I2C_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.																																																																											

'474 Patent Claim	Representative NXP Product(s)
	<div data-bbox="600 256 1608 727" style="border: 1px solid black; padding: 5px;"> <p>10.4.2.2 Thermal-aware power management</p> <p>The temperature sensor block (TEMPMON) implements a temperature sensor/conversion function. The block features an alarm function that can raise an interrupt signal if the temperature is above a specified threshold.</p> <p>Software may implement temperature aware DVFS for the ARM domain and the GPU domain, as well as temperature aware frequency scaling for other system components to ensure that both the frequency and voltage is lowered when the die temperature is above the specified limit.</p> <p>Software may also implement temperature aware task scheduling to ensure that non-critical tasks are suspended when the die temperature is above the specified limit.</p> <p>See Temperature Monitor (TEMPMON) for further details on temperature monitor functions and programmability options.</p> </div> <p data-bbox="575 734 1898 802">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 539.</p> <div data-bbox="579 854 1570 1357" style="border: 1px solid black; padding: 5px; margin-top: 10px;"> <p>Chapter 62 Temperature Monitor (TEMPMON)</p> <p>62.1 Overview</p> <p>The temperature sensor module implements a temperature sensor/conversion function based on a temperature-dependent voltage to time conversion.</p> <p>The module features an alarm function that can raise an interrupt signal if the temperature is above a specified threshold. A self-repeating mode can also be programmed which executes a temperature sensing operation based on a programmed delay.</p> <p>Software can use this module to monitor the on-die temperature and take appropriate actions such as throttling back the core frequency when a temperature interrupt is set.</p> <p>The high-level implementation of the temperature sensor is shown in the figure below.</p> </div> <p data-bbox="575 1364 1898 1398">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev</p>

'474 Patent Claim	Representative NXP Product(s)
	<p data-bbox="575 248 835 277">2, 06/2014) at 5159.</p> <div data-bbox="579 331 1581 781" style="border: 1px solid black; padding: 10px;">  <p data-bbox="785 738 1411 768" style="text-align: center;">Figure 62-1. High Level Temp Sensor System Diagram</p> </div> <p data-bbox="575 792 1892 857">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 5159.</p> <div data-bbox="579 911 1589 1096" style="border: 1px solid black; padding: 10px;"> <p data-bbox="600 919 1119 948">62.2 Software Usage Guidelines</p> <p data-bbox="600 974 1581 1089">During normal system operation software can use the temperature sensor counter output (TEMP_CNT) in conjunction with the fused temperature calibration data to determine the on-die operational temperature or to set an over-temperature interrupt alarm to within a couple of °C.</p> </div> <p data-bbox="575 1105 1892 1170">i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 5160.</p>

'474 Patent Claim

Representative NXP Product(s)

TEMPMON_TEMPSENSE0n field descriptions

Field	Description
31–20 ALARM_VALUE	This bit field contains the temperature count (raw sensor output) that will generate an alarm interrupt.
19–8 TEMP_CNT	This bit field contains the last measured temperature count.
7 -	This field is reserved. Reserved.
6 -	This field is reserved. Reserved.
5–3 -	This field is reserved. Reserved
2 FINISHED	Indicates that the latest temp is valid. This bit should be cleared by the sensor after the start of each measurement. 0 INVALID — Last measurement is not ready yet. 1 VALID — Last measurement is valid.
1 MEASURE_TEMP	Starts the measurement process. If the measurement frequency is zero in the TEMPSSENSE1 register, this results in a single conversion.

i.MX 6Dual/6Quad Applications Processor Reference Manual, Document Number: IMX6DQRM (Rev 2, 06/2014) at 5163.

The Accused '474 i.MX Processors reads and returns the “TEMPMON” value in response to a read temperature command issued by an external I2C master.

See, e.g.:

'474 Patent Claim	Representative NXP Product(s)
	<pre> if (status & I2SR_SRW) { /* Master wants to read from us*/ dev_dbg(&i2c_imx->adapter.dev, "read requested"); i2c_slave_event(i2c_imx->slave, I2C_SLAVE_READ_REQUESTED, &value); /* Slave transmit */ ctl = I2CR_MTX; imx_i2c_write_reg(ctl, i2c_imx, IMX_I2C_I2CR); /* Send data */ imx_i2c_write_reg(value, i2c_imx, IMX_I2C_I2DR); } else { /* Master wants to write to us */ dev_dbg(&i2c_imx->adapter.dev, "write requested"); i2c_slave_event(i2c_imx->slave, I2C_SLAVE_WRITE_REQUESTED, &value); </pre> <p>https://patchwork.kernel.org/project/linux-arm-kernel/patch/20191009101802.19309-1-biwen.li@nxp.com/</p>